J. Anderson et al., “FELIX: a High-Throughput Network Approach for Interfacing to Front End Electronics for ATLAS Upgrades,”10.1088/1742-6596/664/8/082050__Journal of Physics: Conference Series, vol. 664, Art. no. 082050, 2015, doi:10.1088/1742-6596/664/8/082050 .
LibreCat: /record/1775
DOI: 10.1088/1742-6596/664/8/082050

A. Agne, H. Hangmann, M. Happe, M. Platzner, and C. Plessl, “Seven Recipes for Setting Your FPGA on Fire – A Cookbook on Heat Generators,”10.1016/j.micpro.2013.12.001__Microprocessors and Microsystems, vol. 38, no. 8, Part B, pp. 911–919, 2014, doi:10.1016/j.micpro.2013.12.001 .
LibreCat: /record/363
DOI: 10.1016/j.micpro.2013.12.001

A. Agne, M. Happe, A. Lösch, C. Plessl, and M. Platzner, “Self-awareness as a Model for Designing and Operating Heterogeneous Multicores,”10.1145/2617596__ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 7, no. 2, Art. no. 13, 2014, doi:10.1145/2617596 .
LibreCat: /record/365
DOI: 10.1145/2617596

A. Agne et al., “ReconOS - An Operating System Approach for Reconfigurable Computing,”10.1109/MM.2013.110__IEEE Micro, vol. 34, no. 1, pp. 60–71, 2014, doi:10.1109/MM.2013.110 .
LibreCat: /record/328
DOI: 10.1109/MM.2013.110

H. Giefers, C. Plessl, and J. Förstner, “Accelerating Finite Difference Time Domain Simulations with Reconfigurable Dataflow Computers,”10.1145/2641361.2641372__ACM SIGARCH Computer Architecture News, vol. 41, no. 5, pp. 65–70, 2014, doi:10.1145/2641361.2641372 .
LibreCat: /record/1779
DOI: 10.1145/2641361.2641372

S. Kasap and S. Redif, “Novel Field-Programmable Gate Array Architecture for Computing the Eigenvalue Decomposition of Para-Hermitian Polynomial Matrices,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 3, pp. 522–536, 2013.
LibreCat: /record/1792
DOI: 10.1109/TVLSI.2013.2248069

O. Niehörster, J. Simon, A. Brinkmann, A. Keller, and J. Krüger, “Cost-aware and SLO Fulfilling Software as a Service,” Journal of Grid Computing, vol. 10, no. 3, pp. 553–577, 2012.
LibreCat: /record/1965
DOI: 10.1007/s10723-012-9230-7

S. Gesing et al., “A Single Sign-On Infrastructure for Science Gateways on a Use Case for Structural Bioinformatics,” Journal of Grid Computing, vol. 10, no. 4, pp. 769–790, 2012.
LibreCat: /record/2102
DOI: 10.1007/s10723-012-9247-y

K. Thielemans et al., “STIR: Software for Tomographic Image Reconstruction Release 2,” Physics in Medicine and Biology, vol. 57, no. 4, pp. 867–883, 2012.
LibreCat: /record/2172
DOI: 10.1088/0031-9155/57/4/867

S. Redif and S. Kasap, “Parallel algorithm for computation of second-order sequential best rotations,” Int. Journal of Electronics, vol. 100, no. 12, pp. 1646–1651, 2012.
LibreCat: /record/2173
DOI: 10.1080/00207217.2012.751343

S. Kasap and K. Benkrid, “Parallel Processor Design and Implementation for Molecular Dynamics Simulations on a FPGA Parallel Computer,” Journal of Computers, vol. 7, no. 6, pp. 1312–1328, 2012.
LibreCat: /record/2174

S. Herres-Pawlis et al., “Workflow-enhanced conformational analysis of guanidine zinc complexes via a science gateway,” Studies in Health Technology and Informatics, vol. 175, pp. 142–151, 2012.
LibreCat: /record/2176
DOI: 10.3233/978-1-61499-054-3-142

T. Schumacher, C. Plessl, and M. Platzner, “IMORC: An Infrastructure and Architecture Template for Implementing High-Performance Reconfigurable FPGA Accelerators,”10.1016/j.micpro.2011.04.002__Microprocessors and Microsystems, vol. 36, no. 2, pp. 110–126, 2012, doi:10.1016/j.micpro.2011.04.002 .
LibreCat: /record/2108
DOI: 10.1016/j.micpro.2011.04.002

M. Grad and C. Plessl, “On the Feasibility and Limitations of Just-In-Time Instruction Set Extension for FPGA-based Reconfigurable Processors,”10.1155/2012/418315__Int. Journal of Reconfigurable Computing (IJRC), 2012, doi:10.1155/2012/418315 .
LibreCat: /record/2177
DOI: 10.1155/2012/418315

G. Birkenheuer et al., “Virtualized HPC: a contradiction in terms?,” Software: Practice and Experience, 2011.
LibreCat: /record/1971
DOI: 10.1002/spe.1055

G. Birkenheuer et al., “Infrastructure Federation Through Virtualized Delegation of Resources and Services,” Journal of Grid Computing, vol. 9, no. 3, pp. 355–377, 2011.
LibreCat: /record/2192
DOI: 10.1007/s10723-011-9192-1

T. Schumacher, T. Süß, C. Plessl, and M. Platzner, “FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study,”10.1155/2011/760954__Int. Journal of Recon- figurable Computing (IJRC), 2011, doi:10.1155/2011/760954 .
LibreCat: /record/2201
DOI: 10.1155/2011/760954

A. Brinkmann, D. Battré, G. Birkenheuer, O. Kao, and K. Voß, “Risikomanagement für verteilte Umgebungen,” ForschungsForum Paderborn, vol. 13, no. 13, 2010.
LibreCat: /record/2235

A. Brinkmann and D. Eschweiler, “A Microdriver Architecture for Error Correcting Codes inside the Linux Kernel,” Journal of Supercomputing, pp. 35:1-35:10, 2009.
LibreCat: /record/2354
DOI: 10.1145/1654059.1654095

S. Groppe, S. Böttcher, G. Birkenheuer, and A. Höing, “Reformulating XPath queries and XSLT queries on XSLT views,” Data &; Knowledge Engineering, vol. 57, no. 1, pp. 64–110, 2006.
LibreCat: /record/2405
DOI: 10.1016/j.datak.2005.04.002