Bauer C, Kenter T, Lass M, et al. Noctua 2 Supercomputer. Journal of large-scale research facilities. 2024;9. doi:10.17815/jlsrf-8-187 

Granhão D, Canas Ferreira JC. Transparent Control Flow Transfer between CPU and Accelerators for HPC. Electronics. 2021. doi:10.3390/electronics10040406

Castells-Rufas D, Marco-Sola S, Aguado-Puig Q, et al. OpenCL-based FPGA Accelerator for Semi-Global Approximate String Matching Using Diagonal Bit-Vectors. In: 2021 31st International Conference on Field-Programmable Logic and Applications (FPL). IEEE; 2021. doi:10.1109/fpl53798.2021.00036

Alberto Oliveira de Souza Junior C, Bispo J, Cardoso JMP, Diniz PC, Marques E. Exploration of FPGA-Based Hardware Designs for QR Decomposition for Solving Stiff ODE Numerical Methods Using the HARP Hybrid Architecture. Electronics. 2020. doi:10.3390/electronics9050843

Souza MA, Maciel LA, Penna PH, Freitas HC. Energy Efficient Parallel K-Means Clustering for an Intel® Hybrid Multi-Chip Package. In: 2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). ; 2019. doi:10.1109/cahpc.2018.8645850

Sommer L, Oppermann J, Molina A, Binnig C, Kersting K, Koch A. Automatic Mapping of the Sum-Product Network Inference Problem to FPGA-Based Accelerators. In: 2018 IEEE 36th International Conference on Computer Design (ICCD). ; 2019. doi:10.1109/iccd.2018.00060

Yan H, Li Z, Liu L, Yin S, Wei S. Constructing Concurrent Data Structures on FPGA with Channels. In: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ; 2019. doi:10.1145/3289602.3293921

Wang H, Thiagaraj P, Sinnen O. Combining Multiple Optimized FPGA-based Pulsar Search Modules Using OpenCL. Journal of Astronomical Instrumentation. 2019. doi:10.1142/s2251171719500089

Faict T, D’Hollander EH, Goossens B. Mapping a Guided Image Filter on the HARP Reconfigurable Architecture Using OpenCL. Algorithms. 2019. doi:10.3390/a12080149

Rodríguez A, Navarro A, Asenjo R, et al. Parallel multiprocessing and scheduling on the heterogeneous Xeon+FPGA platform. The Journal of Supercomputing. 2019. doi:10.1007/s11227-019-02935-1

Li Z, Liu L, Deng Y, et al. FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory. In: Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture. ; 2019. doi:10.1145/3352460.3358270

Li Z, Liu L, Deng Y, Yin S, Wei S. Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution. IEEE Computer Architecture Letters. 2018:147-150. doi:10.1109/lca.2018.2828402

Ceissler C, Nepomuceno R, Pereira M, Araujo G. Automatic Offloading of Cluster Accelerators. In: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). ; 2018. doi:10.1109/fccm.2018.00058

Solis-Vasquez L, Koch A. A Case Study in Using OpenCL on FPGAs: Creating an Open-Source Accelerator of the AutoDock Molecular Docking Software. In: FSP Workshop 2018; Fifth International Workshop on FPGAs for Software Programmers. ; 2018:1-10.