Holst, Stefan, et al. “Logic Fault Diagnosis of Hidden Delay Defects.” IEEE International Test Conference (ITC’20), November 2020, 2020.

Kampmann, Matthias, et al. “Built-in Test for Hidden Delay Faults.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 38, no. 10, IEEE, 2019, pp. 1956–68.

Kampmann, Matthias, and Sybille Hellebrand. “Design For Small Delay Test - A Simulation Study.” Microelectronics Reliability, vol. 80, 2018, pp. 124–33.

Kampmann, Matthias, and Sybille Hellebrand. Optimized Constraints for Scan-Chain Insertion for Faster-than-at-Speed Test. 2018.

Liu, Chang, et al. “Extending Aging Monitors for Early Life and Wear-Out Failure Prevention.”10.1109/ats.2018.00028__27th IEEE Asian Test Symposium (ATS’18), 2018, doi:10.1109/ats.2018.00028.

Kampmann, Matthias, and Sybille Hellebrand. X-Tolerante Prüfzellengruppierung Für Den Test Mit Erhöhter Betriebsfrequenz. 2017.

Kampmann, Matthias, and Sybille Hellebrand. “Design-for-FAST: Supporting X-Tolerant Compaction during Faster-than-at-Speed Test.”10.1109/ddecs.2017.7934564__20th IEEE International Symposium on Design &; Diagnostics of Electronic Circuits &; Systems (DDECS’17), IEEE, 2017, doi:10.1109/ddecs.2017.7934564.

Kampmann, Matthias, and Sybille Hellebrand. “X Marks the Spot: Scan-Flip-Flop Clustering for Faster-than-at-Speed Test.”10.1109/ats.2016.20__25th IEEE Asian Test Symposium (ATS’16), IEEE, 2016, pp. 1–6, doi:10.1109/ats.2016.20.

Kampmann, Matthias, et al. “Optimized Selection of Frequencies for Faster-Than-at-Speed Test.”10.1109/ats.2015.26__24th IEEE Asian Test Symposium (ATS’15), IEEE, 2015, pp. 109–14, doi:10.1109/ats.2015.26.

Hellebrand, Sybille, et al. Effiziente Auswahl von Testfrequenzen Für Den Test Kleiner Verzögerungsfehler. 2015.

Hellebrand, Sybille, et al. “FAST-BIST: Faster-than-at-Speed BIST Targeting Hidden Delay Defects.”10.1109/test.2014.7035360__IEEE International Test Conference (ITC’14), IEEE, 2014, doi:10.1109/test.2014.7035360.