Meyer, Marius, et al. “Optimizing Communication for Latency Sensitive HPC Applications on up to 48 FPGAs Using ACCL.” ArXiv:2403.18374, 2024.

Bauer, Carsten, et al. “Noctua 2 Supercomputer.”10.17815/jlsrf-8-187 __Journal of Large-Scale Research Facilities, vol. 9, 2024, doi:10.17815/jlsrf-8-187 .

Meyer, Marius, et al. “Multi-FPGA Designs and Scaling of HPC Challenge Benchmarks via MPI and Circuit-Switched Inter-FPGA Networks.”10.1145/3576200__ACM Transactions on Reconfigurable Technology and Systems, Association for Computing Machinery (ACM), 2023, doi:10.1145/3576200.

Hansmeier, Tim, et al. “Compute Centers I: Heterogeneous Execution Environments.”10.5281/zenodo.8068642__On-The-Fly Computing -- Individualized IT-Services in Dynamic Markets, edited by Claus-Jochen Haake et al., vol. 412, Heinz Nixdorf Institut, Universität Paderborn, 2023, pp. 165–82, doi:10.5281/zenodo.8068642.

Meyer, Marius, et al. “In-Depth FPGA Accelerator Performance Evaluation with Single Node Benchmarks from the HPC Challenge Benchmark Suite for Intel and Xilinx FPGAs Using OpenCL.”10.1016/j.jpdc.2021.10.007__Journal of Parallel and Distributed Computing, 2022, doi:10.1016/j.jpdc.2021.10.007.

Meyer, Marius. “Towards Performance Characterization of FPGAs in Context of HPC Using OpenCL Benchmarks.”10.1145/3468044.3468058__Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, 2021, doi:10.1145/3468044.3468058.

Meyer, Marius, et al. “Evaluating FPGA Accelerator Performance with a Parameterized OpenCL Adaptation of Selected Benchmarks of the HPCChallenge Benchmark Suite.”10.1109/h2rc51942.2020.00007__2020 IEEE/ACM International Workshop on Heterogeneous High-Performance Reconfigurable Computing (RC), 2020, doi:10.1109/h2rc51942.2020.00007.