Bol, Alexander, et al. “Eine Strukturierte Methode Zur Generierung von SystemVerilog-Testumgebungen Aus Textuellen Anforderungsbeschreibungen.” Methoden Und Beschreibungssprachen Zur Modellierung Und Verifikation von Schaltungen Und Systemen (MBMV), 2010.
LibreCat: /record/37043

Müller, Wolfgang, et al. “The SATURN Approach to SysML-Based HW/SW Codesign.”10.1007/978-94-007-1488-5_9__Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2010, doi:10.1007/978-94-007-1488-5_9.
LibreCat: /record/37050
DOI: 10.1007/978-94-007-1488-5_9

Müller, Wolfgang, et al. Generation of Executable Testbenches from Natural Language Requirement Specifications for Embedded Real-Time Systems. Edited by L. Kleinjohann and B. Kleinjohann, Springer Verlag, 2010, doi:10.1007/978-3-642-15234-4_9.
LibreCat: /record/37048
DOI: 10.1007/978-3-642-15234-4_9

Xie, Tao, et al. Mutation-Analysis Directed Constrained Random Verification. Edited by L. Kleinjohann and B. Kleinjohann, Springer Verlag, 2010.
LibreCat: /record/37049

Xie, Tao, et al. An Eclipse-Based Framework for the IP-XACT-Enabled Assembly of Mixed-Level IPs. 2010.
LibreCat: /record/37051

Defo, Gilles B., et al. “Verification of a CAN Bus Model in SystemC with Functional Coverage.”10.1109/SIES.2010.5551379__Proceedings of SIES 2010, IEEE, 2010, doi:10.1109/SIES.2010.5551379.
LibreCat: /record/37057
DOI: 10.1109/SIES.2010.5551379

Klobedanz, Kay, et al. “Distributed Coordination of Task Migration for Fault-Tolerant FlexRay Networks.”10.1109/SIES.2010.5551384__Proceedings of SIES 2010, 2010, doi:10.1109/SIES.2010.5551384.
LibreCat: /record/37056
DOI: 10.1109/SIES.2010.5551384

Müller, Wolfgang, et al. “Verification of Real-Time Properties for Hardware-Dependant Software.” Proceedings of HLD, IEEE, 2010.
LibreCat: /record/37053

Oliveira, Marcio F. S., et al. “Design Space Abstraction and Metamodeling for Embedded Systems Design Space Exploration.” Proceedings of MoMPES 2010, 2010.
LibreCat: /record/37060

Gharibian, Sevag. “Strong NP-Hardness of the Quantum Separability Problem.” Quantum Information &; Computation, vol. 10, no. 3 &; 4, 2010, pp. 343–60.
LibreCat: /record/8179
arXiv: 0810.4507

Lübbers, Enno, et al. “Towards Adaptive Networking for Embedded Devices Based on Reconfigurable Hardware.” Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010, pp. 225–31.
LibreCat: /record/2223

Grad, Mariusz, and Christian Plessl. “Pruning the Design Space for Just-In-Time Processor Customization.”10.1109/ReConFig.2010.19__Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig), IEEE Computer Society, 2010, pp. 67–72, doi:10.1109/ReConFig.2010.19.
LibreCat: /record/2216
DOI: 10.1109/ReConFig.2010.19

Grad, Mariusz, and Christian Plessl. “An Open Source Circuit Library with Benchmarking Facilities.” Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010, pp. 144–50.
LibreCat: /record/2224

Andrews, David, and Christian Plessl. “Configurable Processor Architectures: History and Trends.” Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010, p. 165.
LibreCat: /record/2220

Plaks, Toomas P., et al., editors. Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA). CSREA Press, 2010.
LibreCat: /record/2222

Beisel, Tobias, et al. “Using Shared Library Interposing for Transparent Acceleration in Systems with Heterogeneous Hardware Accelerators.”10.1109/ASAP.2010.5540798__Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP), IEEE Computer Society, 2010, pp. 65–72, doi:10.1109/ASAP.2010.5540798.
LibreCat: /record/2226
DOI: 10.1109/ASAP.2010.5540798

Keller, Ariane, et al. “Reconfigurable Nodes for Future Networks.”10.1109/GLOCOMW.2010.5700341__Proc. IEEE Globecom Workshop on Network of the Future (FutureNet), IEEE, 2010, pp. 372–76, doi:10.1109/GLOCOMW.2010.5700341.
LibreCat: /record/2206
DOI: 10.1109/GLOCOMW.2010.5700341

Woehrle, Matthias, et al. “Rupeas: Ruby Powered Event Analysis DSL.”10.1109/INSS.2010.5572211__Proc. Int. Conf. Networked Sensing Systems (INSS), IEEE, 2010, pp. 245–48, doi:10.1109/INSS.2010.5572211.
LibreCat: /record/2227
DOI: 10.1109/INSS.2010.5572211

Kenter, Tobias, et al. “Performance Estimation for the Exploration of CPU-Accelerator Architectures.” Proc. Workshop on Architectural Research Prototyping (WARP), International Symposium on Computer Architecture (ISCA), edited by Omar Hammami and Sandra Larrabee, 2010.
LibreCat: /record/2228

Postler, Tim. Smart Card basierte Berechnung einer Gruppensignatur als Teil einer biometrischen Authentisierung. 2010.
LibreCat: /record/47684