Wiersema, Tobias. Guaranteeing Properties of Reconfigurable Hardware Circuits with Proof-Carrying Hardware. Paderborn University, 2021.
LibreCat: /record/26746

Lienen, Christian, and Marco Platzner. “Design of Distributed Reconfigurable Robotics Systems with ReconROS.”10.1145/3494571__ACM Transactions on Reconfigurable Technology and Systems, 2021, pp. 1–20, doi:10.1145/3494571.
LibreCat: /record/29150
DOI: 10.1145/3494571

Kashikar, Chinmay. A Comparison of Machine Learning Techniques for the On-Line Characterization of Tasks Executed on Heterogeneous Compute Nodes. Paderborn University, 2021.
LibreCat: /record/29151

Awais, Muhammad, et al. “LDAX: A Learning-Based Fast Design Space Exploration Framework for Approximate Circuit Synthesis.”https://doi.org/10.1145/3453688.3461506__Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021, ACM, 2021, pp. 27–32, doi:https://doi.org/10.1145/3453688.3461506.
LibreCat: /record/21610
DOI: https://doi.org/10.1145/3453688.3461506

Rehnen, Jakob Werner. Decomposition of Arithmetic Components for the Approximate Circuit Synthesis with EvoApproxLib. 2021.
LibreCat: /record/22216

Awais, Muhammad, and Marco Platzner. “MCTS-Based Synthesis Towards Efficient Approximate Accelerators.” Proceedings of IEEE Computer Society Annual Symposium on VLSI, IEEE, 2021, pp. 384–89.
LibreCat: /record/22309

Brede, Mathis. Implementation and Profiling of XCS in the Context of Embedded Systems. Paderborn University, 2021.
LibreCat: /record/22483

Witschen, Linus Matthias, et al. “Timing Optimization for Virtual FPGA Configurations.”10.1007/978-3-030-79025-7_4__Proceedings of International Symposium on Applied Reconfigurable Computing (ARC’21), edited by Frank Hannig et al., Springer Lecture Notes in Computer Science, doi:10.1007/978-3-030-79025-7_4.
LibreCat: /record/21953
DOI: 10.1007/978-3-030-79025-7_4

Boschmann, Alexander, et al. “Immersive Augmented Reality System for the Training of Pattern Classification Control with a Myoelectric Prosthesis.”10.1186/s12984-021-00822-6__Journal of NeuroEngineering and Rehabilitation, vol. 18, no. 1, 25, Springer Science and Business Media LLC, 2021, doi:10.1186/s12984-021-00822-6.
LibreCat: /record/30906
DOI: 10.1186/s12984-021-00822-6

Rodriguez, Alfonso, et al. “Exploiting Hardware-Based Data-Parallel and Multithreading Models for Smart Edge Computing in Reconfigurable FPGAs.”10.1109/tc.2021.3107196__IEEE Transactions on Computers, Institute of Electrical and Electronics Engineers (IEEE), 2021, pp. 1–1, doi:10.1109/tc.2021.3107196.
LibreCat: /record/30907
DOI: 10.1109/tc.2021.3107196

Hansmeier, Tim. “Self-Aware Operation of Heterogeneous Compute Nodes Using the Learning Classifier System XCS.”10.1145/3468044.3468055__HEART ’21: Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, Association for Computing Machinery (ACM), 2021, doi:10.1145/3468044.3468055.
LibreCat: /record/29137
DOI: 10.1145/3468044.3468055

Sheikh, Muhammad Aamir. Design and Implementation of a ReconROS-Based Obstacle Avoidance System. Paderborn University, 2021.
LibreCat: /record/29540

Lienen, Christian, and Marco Platzner. “Design of Distributed Reconfigurable Robotics Systems with ReconROS.” ArXiv:2107.07208, 2021.
LibreCat: /record/22764

Hansmeier, Tim, and Marco Platzner. “An Experimental Comparison of Explore/Exploit Strategies for the Learning Classifier System XCS.”10.1145/3449726.3463159__GECCO ’21: Proceedings of the Genetic and Evolutionary Computation Conference Companion, Association for Computing Machinery (ACM), 2021, pp. 1639–1647, doi:10.1145/3449726.3463159.
LibreCat: /record/21813
DOI: 10.1145/3449726.3463159

Jakobs, Marie-Christine, et al. “Software/Hardware Co-Verification for Custom Instruction Set Processors.”10.1109/ACCESS.2021.3131213__IEEE Access, IEEE, 2021, doi:10.1109/ACCESS.2021.3131213.
LibreCat: /record/27841
DOI: 10.1109/ACCESS.2021.3131213

Ahmed, Qazi Arbab. “Hardware Trojans in Reconfigurable Computing.”10.1109/vlsi-soc53125.2021.9606974__2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC), 2021, doi:10.1109/vlsi-soc53125.2021.9606974.
LibreCat: /record/29138
DOI: 10.1109/vlsi-soc53125.2021.9606974

Ahmed, Qazi Arbab, et al. “Malicious Routing: Circumventing Bitstream-Level Verification for FPGAs.”10.23919/DATE51398.2021.9474026__2021 Design, Automation &; Test in Europe Conference &; Exhibition (DATE), 2021 Design, Automation and Test in Europe Conference (DATE), 2021, doi:10.23919/DATE51398.2021.9474026.
LibreCat: /record/20681
DOI: 10.23919/DATE51398.2021.9474026

Clausing, Lennart. “ReconO: High-Performance Embedded Computing for Industrial Analytics on a Reconfigurable System-on-Chip.”10.1145/3468044.3468056__Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, ACM, 2021, doi:10.1145/3468044.3468056.
LibreCat: /record/30909
DOI: 10.1145/3468044.3468056

Ghasemzadeh Mohammadi, Hassan, et al. “FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics.”https://doi.org/10.1007/978-3-030-93736-2_27__https://doi.org/10.1007/978-3-030-93736-2_27__Machine Learning and Principles and Practice of Knowledge Discovery in Databases, Springer, 2021, doi:https://doi.org/10.1007/978-3-030-93736-2_27.
LibreCat: /record/30908
DOI: https://doi.org/10.1007/978-3-030-93736-2_27