Bauer, Carsten, Tobias Kenter, Michael Lass, Lukas Mazur, Marius Meyer, Holger Nitsche, Heinrich Riebler, et al. “Noctua 2 Supercomputer.”https://doi.org/10.17815/jlsrf-8-187 __Journal of Large-Scale Research Facilities 9 (2024).https://doi.org/10.17815/jlsrf-8-187  .
LibreCat: /record/53663
DOI: 10.17815/jlsrf-8-187 

Ahmed, Qazi Arbab. Hardware Trojans in Reconfigurable Computing. Paderborn:https://doi.org/10.17619/UNIPB/1-1271__Paderborn University, Paderborn, Germany, 2022.https://doi.org/10.17619/UNIPB/1-1271 .
LibreCat: /record/29769
DOI: 10.17619/UNIPB/1-1271

Meyer, Marius, Tobias Kenter, and Christian Plessl. “Evaluating FPGA Accelerator Performance with a Parameterized OpenCL Adaptation of Selected Benchmarks of the HPCChallenge Benchmark Suite.”https://doi.org/10.1109/h2rc51942.2020.00007__In 2020 IEEE/ACM International Workshop on Heterogeneous High-Performance Reconfigurable Computing (RC), 2020.https://doi.org/10.1109/h2rc51942.2020.00007 .
LibreCat: /record/21632
DOI: 10.1109/h2rc51942.2020.00007

Boschmann, Alexander, Andreas Agne, Georg Thombansen, Linus Matthias Witschen, Florian Kraus, and Marco Platzner. “Zynq-Based Acceleration of Robust High Density Myoelectric Signal Processing.”https://doi.org/10.1016/j.jpdc.2018.07.004__Journal of Parallel and Distributed Computing 123 (2019): 77–89.https://doi.org/10.1016/j.jpdc.2018.07.004 .
LibreCat: /record/11950
DOI: 10.1016/j.jpdc.2018.07.004

Ramaswami, Arjun. Accelerating Molecular Dynamic Simulations by Offloading Fast Fourier Transformations to FPGA. Universität Paderborn, 2018.
LibreCat: /record/5417

Ho, Nam, Abdullah Fathi Ahmed, Paul Kaufmann, and Marco Platzner. “Microarchitectural Optimization by Means of Reconfigurable and Evolvable Cache Mappings.”https://doi.org/10.1109/AHS.2015.7231178__In Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS), 1–7, 2015.https://doi.org/10.1109/AHS.2015.7231178 .
LibreCat: /record/10673
DOI: 10.1109/AHS.2015.7231178

Anwer, Jahanzeb, Sebastian Meisner, and Marco Platzner. “Dynamic Reliability Management: Reconfiguring Reliability-Levels of Hardware Designs at Runtime.”https://doi.org/10.1109/ReConFig.2013.6732280__In Reconfigurable Computing and FPGAs (ReConFig), 2013 International Conference On, 1–6, 2013.https://doi.org/10.1109/ReConFig.2013.6732280 .
LibreCat: /record/10620
DOI: 10.1109/ReConFig.2013.6732280

Enzler, Rolf, Christian Plessl, and Marco Platzner. “System-Level Performance Evaluation of Reconfigurable Processors.”https://doi.org/10.1016/j.micpro.2004.06.004__Microprocessors and Microsystems 29, no. 2–3 (2005): 63–73.https://doi.org/10.1016/j.micpro.2004.06.004 .
LibreCat: /record/2412
DOI: 10.1016/j.micpro.2004.06.004

Plessl, Christian, and Marco Platzner. “TKDM – A Reconfigurable Co-Processor in a PC’s Memory Slot.”https://doi.org/10.1109/FPT.2003.1275755__In Proc. Int. Conf. on Field Programmable Technology (ICFPT), 252–59. IEEE Computer Society, 2003.https://doi.org/10.1109/FPT.2003.1275755 .
LibreCat: /record/2418
DOI: 10.1109/FPT.2003.1275755

Enzler, Rolf, Christian Plessl, and Marco Platzner. “Virtualizing Hardware with Multi-Context Reconfigurable Arrays.”https://doi.org/10.1007/b12007__In Proc. Int. Conf. on Field Programmable Logic and Applications (FPL), 2778:151–60. Lecture Notes in Computer Science (LNCS). Springer, 2003.https://doi.org/10.1007/b12007 .
LibreCat: /record/2421
DOI: 10.1007/b12007