A. Amiri, M. Tavana, and H. Arman, “An Integrated Fuzzy Analytic Network Process and Fuzzy Regression Method for Bitcoin Price Prediction,”10.1016/j.iot.2023.101027__Internet of Things, vol. 25, Art. no. 101027, 2024, doi:10.1016/j.iot.2023.101027 .

E. Mahmoodi, M. Fathi, M. Tavana, M. Ghobakhloo, and A. H. C. Ng, “Data-driven simulation-based decision support system for resource allocation in industry 4.0 and smart manufacturing,”10.1016/j.jmsy.2023.11.019__Journal of Manufacturing Systems, vol. 72, pp. 287–307, 2024, doi:10.1016/j.jmsy.2023.11.019 .

R. Schade, T. Kenter, H. Elgabarty, M. Lass, T. Kühne, and C. Plessl, “Breaking the exascale barrier for the electronic structure problem in ab-initio molecular dynamics,”10.1177/10943420231177631__The International Journal of High Performance Computing Applications, Art. no. 109434202311776, 2023, doi:10.1177/10943420231177631 .

S. Sadeghi-Kohan, S. Hellebrand, and H.-J. Wunderlich, “Workload-Aware Periodic Interconnect BIST,”10.1109/mdat.2023.3298849__IEEE Design &;Test, pp. 1–1, 2023, doi:10.1109/mdat.2023.3298849 .

M. Tavana, A. Khalili Nasr, A. B. Ahmadabadi, A. S. Amiri, and H. Mina, “An interval multi-criteria decision-making model for evaluating blockchain-IoT technology in supply chain networks,”10.1016/j.iot.2023.100786__Internet of Things, vol. 22, Art. no. 100786, 2023, doi:10.1016/j.iot.2023.100786 .

Q. A. Ahmed, Hardware Trojans in Reconfigurable Computing. Paderborn:  Paderborn University, Paderborn, Germany, 2022.

J. Kontinen, A. Meier, and Y. Mahmood, “A parameterized view on the complexity of dependence and independence logic,”10.1093/logcom/exac070__Journal of Logic and Computation, vol. 32, no. 8, pp. 1624–1644, 2022, doi:10.1093/logcom/exac070 .

R. Schade et al., “Towards electronic structure-based ab-initio molecular dynamics simulations with hundreds of millions of atoms,”10.1016/j.parco.2022.102920__Parallel Computing, vol. 111, Art. no. 102920, 2022, doi:10.1016/j.parco.2022.102920 .

T. Wiersema, Guaranteeing Properties of Reconfigurable Hardware Circuits with Proof-Carrying Hardware. Paderborn: Paderborn University, 2021.

A. Rodriguez, A. Otero, M. Platzner, and E. De la Torre, “Exploiting Hardware-Based Data-Parallel and Multithreading Models for Smart Edge Computing in Reconfigurable FPGAs,”10.1109/tc.2021.3107196__IEEE Transactions on Computers, pp. 1–1, 2021, doi:10.1109/tc.2021.3107196 .

M.-C. Jakobs, F. Pauck, M. Platzner, H. Wehrheim, and T. Wiersema, “Software/Hardware Co-Verification for Custom Instruction Set Processors,”10.1109/ACCESS.2021.3131213__IEEE Access, 2021, doi:10.1109/ACCESS.2021.3131213 .

L. M. Witschen, T. Wiersema, and M. Platzner, “Proof-carrying Approximate Circuits,” IEEE Transactions On Very Large Scale Integration Systems, vol. 28, no. 9, pp. 2084–2088, 2020.

Y. Mahmood, A. Meier, and J. Schmidt, “Parameterized complexity of abduction in Schaefer’s framework,”10.1093/logcom/exaa079__Journal of Logic and Computation, vol. 31, no. 1, pp. 266–296, 2020, doi:10.1093/logcom/exaa079 .

F. P. Jentzsch, Enforcing IP Core Connection Properties with Verifiable Security Monitors. Universität Paderborn, 2018.

N. Ho, P. Kaufmann, and M. Platzner, “Evolvable caches: Optimization of reconfigurable cache mappings for a LEON3/Linux-based multi-core processor,” in 2017 International Conference on Field Programmable Technology (ICFPT), 2017, pp. 215–218.

Z. Guettatfi, P. Hübner, M. Platzner, and B. Rinner, “Computational self-awareness as design approach for visual sensor nodes,” in 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2017, pp. 1–8.

A. Boschmann, A. Agne, L. M. Witschen, G. Thombansen, F. Kraus, and M. Platzner, “FPGA-based acceleration of high density myoelectric signal processing,” in 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Mexiko City, Mexiko, 2016.

Z. Guettatfi, O. Kermia, and A. Khouas, “Over effective hard real-time hardware tasks scheduling and allocation,” in 25th International Conference on Field Programmable Logic and Applications (FPL), 2015.

F. Vidor, T. Meyers, and U. Hilleringmann, “Flexible Electronics: Integration Processes for Organic and Inorganic Semiconductor-Based Thin-Film Transistors,”10.3390/electronics4030480__Electronics, vol. 4, no. 3, pp. 480–506, 2015, doi:10.3390/electronics4030480 .

N. Ho, P. Kaufmann, and M. Platzner, “A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms,” in 24th Intl. Conf. on Field Programmable Logic and Applications (FPL), 2014, pp. 1–4.