Ahmed, Q. A. (2022). Hardware Trojans in Reconfigurable Computing.https://doi.org/10.17619/UNIPB/1-1271__Paderborn University, Paderborn, Germany.https://doi.org/10.17619/UNIPB/1-1271 

Wiersema, T. (2021). Guaranteeing Properties of Reconfigurable Hardware Circuits with Proof-Carrying Hardware. Paderborn University.

Jakobs, M.-C., Pauck, F., Platzner, M., Wehrheim, H., &; Wiersema, T. (2021). Software/Hardware Co-Verification for Custom Instruction Set Processors. IEEE Access.https://doi.org/10.1109/ACCESS.2021.3131213 

Witschen, L. M., Wiersema, T., &; Platzner, M. (2020). Proof-carrying Approximate Circuits. IEEE Transactions On Very Large Scale Integration Systems, 28(9), 2084–2088.https://doi.org/10.1109/TVLSI.2020.3008061 

Witschen, L. M., Ghasemzadeh Mohammadi, H., Artmann, M., &; Platzner, M. (n.d.). Jump Search: A Fast Technique for the Synthesis of Approximate Circuits. Fourth Workshop on Approximate Computing (AxC 2019).

Jentzsch, F. P. (2018). Enforcing IP Core Connection Properties with Verifiable Security Monitors. Universität Paderborn.

Kuznik, C., Müller, W., &; Defo, G. B. (2014). An Assisted Single Source Verification Metric Model Code Generation Methodology. Proceedings of the Electronic System Level Synthesis Conference (ESLSyn).

Koppelmann, B., Messidat, B., Becker, M., Müller, W., &; Scheytt, J. C. (2014). Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU. Proceedings of the Design and Verification Conference Europe (DVCON Europe).

Woehrle, M., Plessl, C., Lim, R., Beutel, J., &; Thiele, L. (2008). EvAnT: Analysis and Checking of event traces for Wireless Sensor Networks. IEEE Int. Conf. on Sensor Networks, Ubiquitous, and Trustworthy Computing (SUTC), 201–208.https://doi.org/10.1109/SUTC.2008.24 

Beutel, J., Dyer, M., Lim, R., Plessl, C., Woehrle, M., Yuecel, M., &; Thiele, L. (2007). Automated Wireless Sensor Network Testing. Proc. Int. Conf. Networked Sensing Systems (INSS), 303–303.https://doi.org/10.1109/INSS.2007.4297445 

Flake, S., &; Müller, W. (2004). Past- and Future-Oriented Time-Bound Temporal Properties with OCL. Proceedings of SEFM´04.https://doi.org/10.1109/SEFM.2004.1347516__Proceedings of the Second International Conference on Software Engineering and Formal Methods.https://doi.org/10.1109/SEFM.2004.1347516 

Müller, W., Dömer, R., &; Gerstlauer, A. (2002). The Formal Execution Semantics of SpecC. Proceedings of the ISS.https://doi.org/10.1145/581199.581234  

Flake, S., &; Müller, W. (2002). Specification of Real-Time Properties for UML Models. Proceedings of HICSS-35. Proceedings of the 35th Annual Hawaii International Conference on System Sciences, Big Island, HI, USA .https://doi.org/10.1109/HICSS.2002.994469 

Müller, W., Ruf, J., Hoffmann, D. W., Gerlach, J., Kropf, T., &; Rosenstiehl, W. (2001). The Simulation Semantics of SystemC. Proceedings of the Design, Automation, and Test in Europe (DATE’01).https://doi.org/10.1109/DATE.2001.915002__Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.https://doi.org/10.1109/DATE.2001.915002 

Börger, E., Glässer, U., &; Müller, W. (1995). A Formal Definition of an Abstract VHDL’93 Simulator by EA-Machines. In C. Delgado Kloos &; P. T. Breuer (Eds.), Semantics of VHDL (pp. 107–139). Kluwer Academic Publishers.https://doi.org/10.1007/978-1-4615-2237-9_5