Some ideas for the further development of hydroforming process chains
E. Wiens, E. Djakow, W. Homberg, in: Nebu/Nehy 2020, 2020.
LibreCat: /record/21447

Removing Undesirable Flows by Edge Deletion
G. Polevoy, S. Trajanovski, P. Grosso, C. de Laat, in: D. Kim, R.N. Uma, A. Zelikovsky (Eds.), Combinatorial Optimization and Applications, Springer International Publishing, Cham, 2018, pp. 217–232.
LibreCat: /record/17651

Digitalisierungspotenziale in Geschäftsprozessen effizient und effektiv erkennen (Effective and Efficient Identification of Digitalization Potentials in Business Processes)
F. Rittmeier, G. Engels, A. Teetz, in: Joint Proceedings of the Workshops at Modellierung 2018 co-located with Modellierung 2018, Braunschweig, Germany, February 21, 2018., CEUR-WS.org, 2018, pp. 215--221.
LibreCat: /record/2332

Measures of Edge-Uncolorability of Cubic Graphs
M.A. Fiol, G. Mazzuoccolo, E. Steffen, The Electronic Journal of Combinatorics 25 (2018).
LibreCat: /record/10129

Filtering Undesirable Flows in Networks
G. Polevoy, S. Trajanovski, P. Grosso, C. de Laat, in: Combinatorial Optimization and Applications: 11th International Conference, COCOA 2017, Shanghai, China, December 16-18, 2017, Proceedings, Part I, Springer International Publishing, Cham, 2017, pp. 3–17.
LibreCat: /record/17652
DOI: 10.1007/978-3-319-71150-8_1

Bank funding stability, pricing strategies and the guidance of depositors
T. Schlueter, S. Sievers, T. Hartmann-Wendels, Journal of Banking &; Finance (VHB-JOURQUAL 3 Ranking A) 51 (2015) 43–61.
LibreCat: /record/4873
DOI: 10.2139/ssrn.2001449

On the Admission of Dependent Flows in Powerful Sensor Networks
R. Cohen, I. Nudelman, G. Polevoy, Networking, IEEE/ACM Transactions On 21 (2013) 1461–1471.
LibreCat: /record/17663
DOI: 10.1109/TNET.2012.2227792

Extended dividend, cash flow, and residual income valuation models: Accounting for deviations from ideal conditions
N. Heinrichs, D. Hess, C. Homburg, M. Lorenz, S. Sievers, Contemporary Accounting Research (VHB-JOURQUAL 3 Ranking A) 30 (2013) 42–79.
LibreCat: /record/5113
DOI: 10.2139/ssrn.1145201

Dynamic reliability management: Reconfiguring reliability-levels of hardware designs at runtime
J. Anwer, S. Meisner, M. Platzner, in: Reconfigurable Computing and FPGAs (ReConFig), 2013 International Conference On, 2013, pp. 1–6.
LibreCat: /record/10620
DOI: 10.1109/ReConFig.2013.6732280

The SATURN Approach to SysML-based HW/SW Codesign
W. Müller, D. He, F. Mischkalla, A. Wegele, A. Larkham, P. Whiston, P. Penil, E. Villar, N. Mitas, D. Kritharidis, F. Azcarate, M. Carballeda, in: Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2010.
LibreCat: /record/37050
DOI: 10.1007/978-94-007-1488-5_9

Server-based execution of periodic tasks on dynamically reconfigurable hardware
K. Danne, R. Mühlenbernd, M. Platzner, IET Computers Digital Techniques 1 (2007) 295–302.
LibreCat: /record/10646
DOI: 10.1049/iet-cdt:20060186

Complete Visual Specification and Animations of Protocols
W. Müller, G. Lehrenfeld, C. Tahedl, in: Proceedings of ASP-DAC’95/CHDL’95/VLSI’95 with EDA Technofair, Chiba, Japan , 1995.
LibreCat: /record/39538
DOI: 10.1109/ASPDAC.1995.486383