N. Ho, P. Kaufmann, and M. Platzner, “Evolvable caches: Optimization of reconfigurable cache mappings for a LEON3/Linux-based multi-core processor,” in 2017 International Conference on Field Programmable Technology (ICFPT), 2017, pp. 215–218.
LibreCat: /record/10676
DOI: 10.1109/FPT.2017.8280144

J. Bossek and C. Grimme, “An Extended Mutation-Based Priority-Rule Integration Concept for Multi-Objective Machine Scheduling,”10.1109/SSCI.2017.8285224__in 2017 IEEE Symposium Series on Computational Intelligence (SSCI), 2017, pp. 1–8, doi:10.1109/SSCI.2017.8285224 .
LibreCat: /record/48856
DOI: 10.1109/SSCI.2017.8285224

N. Ho, A. F. Ahmed, P. Kaufmann, and M. Platzner, “Microarchitectural optimization by means of reconfigurable and evolvable cache mappings,” in Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS), 2015, pp. 1–7.
LibreCat: /record/10673
DOI: 10.1109/AHS.2015.7231178

N. Ho, P. Kaufmann, and M. Platzner, “Towards self-adaptive caches: A run-time reconfigurable multi-core infrastructure,” in 2014 IEEE Intl. Conf. on Evolvable Systems (ICES), 2014, pp. 31–37.
LibreCat: /record/10677
DOI: 10.1109/ICES.2014.7008719

D. He and W. Müller, “An Energy-Efficient Heuristic for Hard Real-Time System on Multi-Core Processors,” in Proceedings of the International Conference on Applied Computing (AC), 2013.
LibreCat: /record/36920

M. F. S. Oliveira, H. Zabel, and W. Müller, “Assertion-Based Verification of RTOS Properties,”10.1109/DATE.2010.5457130__presented at the 2010 Design, Automation &; Test in Europe Conference &; Exhibition (DATE 2010), Dresden, 2010, doi:10.1109/DATE.2010.5457130 .
LibreCat: /record/37009
DOI: 10.1109/DATE.2010.5457130

C. Geiger et al., “Visual Modeling and 3D-Representation with a Complete Visual Programming Language --- A Case Study in Manufacturing,”10.1109/VL.1996.545302__1996, doi:10.1109/VL.1996.545302 .
LibreCat: /record/39526
DOI: 10.1109/VL.1996.545302