Ahmed, Qazi Arbab. Hardware Trojans in Reconfigurable Computing.10.17619/UNIPB/1-1271__Paderborn University, Paderborn, Germany, 2022, doi:10.17619/UNIPB/1-1271.
LibreCat: /record/29769
DOI: 10.17619/UNIPB/1-1271

Wiersema, Tobias. Guaranteeing Properties of Reconfigurable Hardware Circuits with Proof-Carrying Hardware. Paderborn University, 2021.
LibreCat: /record/26746

Jakobs, Marie-Christine, et al. “Software/Hardware Co-Verification for Custom Instruction Set Processors.”10.1109/ACCESS.2021.3131213__IEEE Access, IEEE, 2021, doi:10.1109/ACCESS.2021.3131213.
LibreCat: /record/27841
DOI: 10.1109/ACCESS.2021.3131213

Witschen, Linus Matthias, et al. “Proof-Carrying Approximate Circuits.”10.1109/TVLSI.2020.3008061__IEEE Transactions On Very Large Scale Integration Systems, vol. 28, no. 9, IEEE, 2020, pp. 2084–88, doi:10.1109/TVLSI.2020.3008061.
LibreCat: /record/17358
DOI: 10.1109/TVLSI.2020.3008061

Witschen, Linus Matthias, et al. “Jump Search: A Fast Technique for the Synthesis of Approximate Circuits.” Fourth Workshop on Approximate Computing (AxC 2019).
LibreCat: /record/16853

Jentzsch, Felix Paul. Enforcing IP Core Connection Properties with Verifiable Security Monitors. Universität Paderborn, 2018.
LibreCat: /record/1097

Kuznik, Christoph, et al. An Assisted Single Source Verification Metric Model Code Generation Methodology. 2014.
LibreCat: /record/36917

Koppelmann, Bastian, et al. “Fast and Open Virtual Platforms for TriCore-Based SoCs Using QEMU.” Proceedings of the Design and Verification Conference Europe (DVCON Europe), 2014.
LibreCat: /record/34585

Woehrle, Matthias, et al. “EvAnT: Analysis and Checking of Event Traces for Wireless Sensor Networks.”10.1109/SUTC.2008.24__IEEE Int. Conf. on Sensor Networks, Ubiquitous, and Trustworthy Computing (SUTC), IEEE Computer Society, 2008, pp. 201–08, doi:10.1109/SUTC.2008.24.
LibreCat: /record/2370
DOI: 10.1109/SUTC.2008.24

Beutel, Jan, et al. “Automated Wireless Sensor Network Testing.”10.1109/INSS.2007.4297445__Proc. Int. Conf. Networked Sensing Systems (INSS), IEEE, 2007, pp. 303–303, doi:10.1109/INSS.2007.4297445.
LibreCat: /record/2393
DOI: 10.1109/INSS.2007.4297445

Flake, Stephan, and Wolfgang Müller. “Past- and Future-Oriented Time-Bound Temporal Properties with OCL.”10.1109/SEFM.2004.1347516__Proceedings of SEFM´04, IEEE, 2004, doi:10.1109/SEFM.2004.1347516.
LibreCat: /record/39069
DOI: 10.1109/SEFM.2004.1347516

Müller, Wolfgang, et al. “The Formal Execution Semantics of SpecC.”10.1145/581199.581234 __Proceedings of the ISS, 2002, doi:10.1145/581199.581234 .
LibreCat: /record/39382
DOI: 10.1145/581199.581234 

Flake, Stephan, and Wolfgang Müller. “Specification of Real-Time Properties for UML Models.”10.1109/HICSS.2002.994469__Proceedings of HICSS-35, 2002, doi:10.1109/HICSS.2002.994469.
LibreCat: /record/39403
DOI: 10.1109/HICSS.2002.994469

Müller, Wolfgang, et al. “The Simulation Semantics of SystemC.”10.1109/DATE.2001.915002__Proceedings of the Design, Automation, and Test in Europe (DATE’01), IEEE, 2001, doi:10.1109/DATE.2001.915002.
LibreCat: /record/39421
DOI: 10.1109/DATE.2001.915002

Börger, Egon, et al. “A Formal Definition of an Abstract VHDL’93 Simulator by EA-Machines.”10.1007/978-1-4615-2237-9_5__Semantics of VHDL, edited by C. Delgado Kloos and Peter T. Breuer, Kluwer Academic Publishers, 1995, pp. 107–39, doi:10.1007/978-1-4615-2237-9_5.
LibreCat: /record/34448
DOI: 10.1007/978-1-4615-2237-9_5