[{"language":[{"iso":"eng"}],"_id":"12980","department":[{"_id":"48"}],"user_id":"209","status":"public","publication":"13th IEEE Latin American Test Workshop (LATW'12)","type":"conference","title":"Built-in Self-Diagnosis Targeting Arbitrary Defects with Partial Pseudo-Exhaustive Test","doi":"10.1109/latw.2012.6261229","publisher":"IEEE","date_updated":"2022-01-06T06:51:27Z","date_created":"2019-08-28T09:16:53Z","author":[{"first_name":"Alejandro","full_name":"Cook, Alejandro","last_name":"Cook"},{"first_name":"Sybille","full_name":"Hellebrand, Sybille","id":"209","orcid":"0000-0002-3717-3939","last_name":"Hellebrand"},{"first_name":"Michael","full_name":"E. Imhof, Michael","last_name":"E. Imhof"},{"last_name":"Mumtaz","full_name":"Mumtaz, Abdullah","first_name":"Abdullah"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"place":"Quito, Ecuador","year":"2012","page":"1-4","citation":{"ieee":"A. Cook, S. Hellebrand, M. E. Imhof, A. Mumtaz, and H.-J. Wunderlich, “Built-in Self-Diagnosis Targeting Arbitrary Defects with Partial Pseudo-Exhaustive Test,” in <i>13th IEEE Latin American Test Workshop (LATW’12)</i>, 2012, pp. 1–4.","chicago":"Cook, Alejandro, Sybille Hellebrand, Michael E. Imhof, Abdullah Mumtaz, and Hans-Joachim Wunderlich. “Built-in Self-Diagnosis Targeting Arbitrary Defects with Partial Pseudo-Exhaustive Test.” In <i>13th IEEE Latin American Test Workshop (LATW’12)</i>, 1–4. Quito, Ecuador: IEEE, 2012. <a href=\"https://doi.org/10.1109/latw.2012.6261229\">https://doi.org/10.1109/latw.2012.6261229</a>.","ama":"Cook A, Hellebrand S, E. Imhof M, Mumtaz A, Wunderlich H-J. Built-in Self-Diagnosis Targeting Arbitrary Defects with Partial Pseudo-Exhaustive Test. In: <i>13th IEEE Latin American Test Workshop (LATW’12)</i>. Quito, Ecuador: IEEE; 2012:1-4. doi:<a href=\"https://doi.org/10.1109/latw.2012.6261229\">10.1109/latw.2012.6261229</a>","apa":"Cook, A., Hellebrand, S., E. Imhof, M., Mumtaz, A., &#38; Wunderlich, H.-J. (2012). Built-in Self-Diagnosis Targeting Arbitrary Defects with Partial Pseudo-Exhaustive Test. In <i>13th IEEE Latin American Test Workshop (LATW’12)</i> (pp. 1–4). Quito, Ecuador: IEEE. <a href=\"https://doi.org/10.1109/latw.2012.6261229\">https://doi.org/10.1109/latw.2012.6261229</a>","mla":"Cook, Alejandro, et al. “Built-in Self-Diagnosis Targeting Arbitrary Defects with Partial Pseudo-Exhaustive Test.” <i>13th IEEE Latin American Test Workshop (LATW’12)</i>, IEEE, 2012, pp. 1–4, doi:<a href=\"https://doi.org/10.1109/latw.2012.6261229\">10.1109/latw.2012.6261229</a>.","bibtex":"@inproceedings{Cook_Hellebrand_E. Imhof_Mumtaz_Wunderlich_2012, place={Quito, Ecuador}, title={Built-in Self-Diagnosis Targeting Arbitrary Defects with Partial Pseudo-Exhaustive Test}, DOI={<a href=\"https://doi.org/10.1109/latw.2012.6261229\">10.1109/latw.2012.6261229</a>}, booktitle={13th IEEE Latin American Test Workshop (LATW’12)}, publisher={IEEE}, author={Cook, Alejandro and Hellebrand, Sybille and E. Imhof, Michael and Mumtaz, Abdullah and Wunderlich, Hans-Joachim}, year={2012}, pages={1–4} }","short":"A. Cook, S. Hellebrand, M. E. Imhof, A. Mumtaz, H.-J. Wunderlich, in: 13th IEEE Latin American Test Workshop (LATW’12), IEEE, Quito, Ecuador, 2012, pp. 1–4."}},{"date_created":"2019-08-28T09:19:20Z","author":[{"full_name":"Cook, Alejandro","last_name":"Cook","first_name":"Alejandro"},{"id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"},{"first_name":"Hans-Joachim","last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim"}],"publisher":"IEEE","date_updated":"2022-01-06T06:51:27Z","doi":"10.1109/ets.2012.6233025","title":"Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test","page":"1-6","citation":{"ama":"Cook A, Hellebrand S, Wunderlich H-J. Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test. In: <i>17th IEEE European Test Symposium (ETS’12)</i>. Annecy, France: IEEE; 2012:1-6. doi:<a href=\"https://doi.org/10.1109/ets.2012.6233025\">10.1109/ets.2012.6233025</a>","ieee":"A. Cook, S. Hellebrand, and H.-J. Wunderlich, “Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test,” in <i>17th IEEE European Test Symposium (ETS’12)</i>, 2012, pp. 1–6.","chicago":"Cook, Alejandro, Sybille Hellebrand, and Hans-Joachim Wunderlich. “Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test.” In <i>17th IEEE European Test Symposium (ETS’12)</i>, 1–6. Annecy, France: IEEE, 2012. <a href=\"https://doi.org/10.1109/ets.2012.6233025\">https://doi.org/10.1109/ets.2012.6233025</a>.","apa":"Cook, A., Hellebrand, S., &#38; Wunderlich, H.-J. (2012). Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test. In <i>17th IEEE European Test Symposium (ETS’12)</i> (pp. 1–6). Annecy, France: IEEE. <a href=\"https://doi.org/10.1109/ets.2012.6233025\">https://doi.org/10.1109/ets.2012.6233025</a>","bibtex":"@inproceedings{Cook_Hellebrand_Wunderlich_2012, place={Annecy, France}, title={Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test}, DOI={<a href=\"https://doi.org/10.1109/ets.2012.6233025\">10.1109/ets.2012.6233025</a>}, booktitle={17th IEEE European Test Symposium (ETS’12)}, publisher={IEEE}, author={Cook, Alejandro and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2012}, pages={1–6} }","mla":"Cook, Alejandro, et al. “Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test.” <i>17th IEEE European Test Symposium (ETS’12)</i>, IEEE, 2012, pp. 1–6, doi:<a href=\"https://doi.org/10.1109/ets.2012.6233025\">10.1109/ets.2012.6233025</a>.","short":"A. Cook, S. Hellebrand, H.-J. Wunderlich, in: 17th IEEE European Test Symposium (ETS’12), IEEE, Annecy, France, 2012, pp. 1–6."},"year":"2012","place":"Annecy, France","department":[{"_id":"48"}],"user_id":"209","_id":"12981","language":[{"iso":"eng"}],"publication":"17th IEEE European Test Symposium (ETS'12)","type":"conference","status":"public"},{"status":"public","type":"misc","keyword":["WORKSHOP"],"language":[{"iso":"eng"}],"_id":"13074","user_id":"659","department":[{"_id":"48"}],"year":"2012","place":"24. Workshop \"Testmethoden und Zuverlässigkeit von Schaltungen und Systemen\" (TuZ'12), Cottbus, Germany","citation":{"mla":"Cook, Alejandro, et al. <i>Eingebaute Selbstdiagnose Mit Zufälligen Und Deterministischen Mustern</i>. 2012.","short":"A. Cook, S. Hellebrand, H.-J. Wunderlich, Eingebaute Selbstdiagnose Mit Zufälligen Und Deterministischen Mustern, 24. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’12), Cottbus, Germany, 2012.","bibtex":"@book{Cook_Hellebrand_Wunderlich_2012, place={24. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’12), Cottbus, Germany}, title={Eingebaute Selbstdiagnose mit zufälligen und deterministischen Mustern}, author={Cook, Alejandro and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2012} }","apa":"Cook, A., Hellebrand, S., &#38; Wunderlich, H.-J. (2012). <i>Eingebaute Selbstdiagnose mit zufälligen und deterministischen Mustern</i>. 24. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’12), Cottbus, Germany.","chicago":"Cook, Alejandro, Sybille Hellebrand, and Hans-Joachim Wunderlich. <i>Eingebaute Selbstdiagnose Mit Zufälligen Und Deterministischen Mustern</i>. 24. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’12), Cottbus, Germany, 2012.","ieee":"A. Cook, S. Hellebrand, and H.-J. Wunderlich, <i>Eingebaute Selbstdiagnose mit zufälligen und deterministischen Mustern</i>. 24. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’12), Cottbus, Germany, 2012.","ama":"Cook A, Hellebrand S, Wunderlich H-J. <i>Eingebaute Selbstdiagnose Mit Zufälligen Und Deterministischen Mustern</i>. 24. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’12), Cottbus, Germany; 2012."},"title":"Eingebaute Selbstdiagnose mit zufälligen und deterministischen Mustern","date_updated":"2022-01-06T06:51:28Z","author":[{"first_name":"Alejandro","full_name":"Cook, Alejandro","last_name":"Cook"},{"orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209","first_name":"Sybille"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"}],"date_created":"2019-08-28T12:02:54Z"},{"year":"2011","place":"New Delhi, India","page":"285-290","citation":{"chicago":"Cook, Alejandro, Sybille Hellebrand, Thomas Indlekofer, and Hans-Joachim Wunderlich. “Diagnostic Test of Robust Circuits.” In <i>20th IEEE Asian Test Symposium (ATS’11)</i>, 285–90. New Delhi, India: IEEE, 2011. <a href=\"https://doi.org/10.1109/ats.2011.55\">https://doi.org/10.1109/ats.2011.55</a>.","ieee":"A. Cook, S. Hellebrand, T. Indlekofer, and H.-J. Wunderlich, “Diagnostic Test of Robust Circuits,” in <i>20th IEEE Asian Test Symposium (ATS’11)</i>, 2011, pp. 285–290.","ama":"Cook A, Hellebrand S, Indlekofer T, Wunderlich H-J. Diagnostic Test of Robust Circuits. In: <i>20th IEEE Asian Test Symposium (ATS’11)</i>. New Delhi, India: IEEE; 2011:285-290. doi:<a href=\"https://doi.org/10.1109/ats.2011.55\">10.1109/ats.2011.55</a>","bibtex":"@inproceedings{Cook_Hellebrand_Indlekofer_Wunderlich_2011, place={New Delhi, India}, title={Diagnostic Test of Robust Circuits}, DOI={<a href=\"https://doi.org/10.1109/ats.2011.55\">10.1109/ats.2011.55</a>}, booktitle={20th IEEE Asian Test Symposium (ATS’11)}, publisher={IEEE}, author={Cook, Alejandro and Hellebrand, Sybille and Indlekofer, Thomas and Wunderlich, Hans-Joachim}, year={2011}, pages={285–290} }","short":"A. Cook, S. Hellebrand, T. Indlekofer, H.-J. Wunderlich, in: 20th IEEE Asian Test Symposium (ATS’11), IEEE, New Delhi, India, 2011, pp. 285–290.","mla":"Cook, Alejandro, et al. “Diagnostic Test of Robust Circuits.” <i>20th IEEE Asian Test Symposium (ATS’11)</i>, IEEE, 2011, pp. 285–90, doi:<a href=\"https://doi.org/10.1109/ats.2011.55\">10.1109/ats.2011.55</a>.","apa":"Cook, A., Hellebrand, S., Indlekofer, T., &#38; Wunderlich, H.-J. (2011). Diagnostic Test of Robust Circuits. In <i>20th IEEE Asian Test Symposium (ATS’11)</i> (pp. 285–290). New Delhi, India: IEEE. <a href=\"https://doi.org/10.1109/ats.2011.55\">https://doi.org/10.1109/ats.2011.55</a>"},"title":"Diagnostic Test of Robust Circuits","doi":"10.1109/ats.2011.55","publisher":"IEEE","date_updated":"2022-01-06T06:51:27Z","date_created":"2019-08-28T09:19:22Z","author":[{"first_name":"Alejandro","last_name":"Cook","full_name":"Cook, Alejandro"},{"orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209","first_name":"Sybille"},{"first_name":"Thomas","last_name":"Indlekofer","full_name":"Indlekofer, Thomas"},{"first_name":"Hans-Joachim","last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim"}],"status":"public","publication":"20th IEEE Asian Test Symposium (ATS'11)","type":"conference","language":[{"iso":"eng"}],"_id":"12982","department":[{"_id":"48"}],"user_id":"209"},{"_id":"12984","user_id":"209","department":[{"_id":"48"}],"alternative_title":["Embedded Tutorial"],"language":[{"iso":"eng"}],"type":"conference","publication":"16th IEEE European Test Symposium Trondheim (ETS'11)","status":"public","date_updated":"2022-01-06T06:51:27Z","publisher":"IEEE","date_created":"2019-08-28T09:20:52Z","author":[{"last_name":"Polian","full_name":"Polian, Ilia","first_name":"Ilia"},{"last_name":"Becker","full_name":"Becker, Bernd","first_name":"Bernd"},{"full_name":"Hellebrand, Sybille","id":"209","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"},{"first_name":"Peter","last_name":"Maxwell","full_name":"Maxwell, Peter"}],"title":"Towards Variation-Aware Test Methods","doi":"10.1109/ets.2011.51","year":"2011","place":"Trondheim, Norway","citation":{"ieee":"I. Polian, B. Becker, S. Hellebrand, H.-J. Wunderlich, and P. Maxwell, “Towards Variation-Aware Test Methods,” in <i>16th IEEE European Test Symposium Trondheim (ETS’11)</i>, 2011.","chicago":"Polian, Ilia, Bernd Becker, Sybille Hellebrand, Hans-Joachim Wunderlich, and Peter Maxwell. “Towards Variation-Aware Test Methods.” In <i>16th IEEE European Test Symposium Trondheim (ETS’11)</i>. Trondheim, Norway: IEEE, 2011. <a href=\"https://doi.org/10.1109/ets.2011.51\">https://doi.org/10.1109/ets.2011.51</a>.","ama":"Polian I, Becker B, Hellebrand S, Wunderlich H-J, Maxwell P. Towards Variation-Aware Test Methods. In: <i>16th IEEE European Test Symposium Trondheim (ETS’11)</i>. Trondheim, Norway: IEEE; 2011. doi:<a href=\"https://doi.org/10.1109/ets.2011.51\">10.1109/ets.2011.51</a>","apa":"Polian, I., Becker, B., Hellebrand, S., Wunderlich, H.-J., &#38; Maxwell, P. (2011). Towards Variation-Aware Test Methods. In <i>16th IEEE European Test Symposium Trondheim (ETS’11)</i>. Trondheim, Norway: IEEE. <a href=\"https://doi.org/10.1109/ets.2011.51\">https://doi.org/10.1109/ets.2011.51</a>","bibtex":"@inproceedings{Polian_Becker_Hellebrand_Wunderlich_Maxwell_2011, place={Trondheim, Norway}, title={Towards Variation-Aware Test Methods}, DOI={<a href=\"https://doi.org/10.1109/ets.2011.51\">10.1109/ets.2011.51</a>}, booktitle={16th IEEE European Test Symposium Trondheim (ETS’11)}, publisher={IEEE}, author={Polian, Ilia and Becker, Bernd and Hellebrand, Sybille and Wunderlich, Hans-Joachim and Maxwell, Peter}, year={2011} }","short":"I. Polian, B. Becker, S. Hellebrand, H.-J. Wunderlich, P. Maxwell, in: 16th IEEE European Test Symposium Trondheim (ETS’11), IEEE, Trondheim, Norway, 2011.","mla":"Polian, Ilia, et al. “Towards Variation-Aware Test Methods.” <i>16th IEEE European Test Symposium Trondheim (ETS’11)</i>, IEEE, 2011, doi:<a href=\"https://doi.org/10.1109/ets.2011.51\">10.1109/ets.2011.51</a>."}},{"page":"48-53","citation":{"chicago":"Cook, Alejandro, Sybille Hellebrand, Thomas Indlekofer, and Hans-Joachim Wunderlich. “Robuster Selbsttest Mit Diagnose.” In <i>5. GMM/GI/ITG Fachtagung “Zuverlässigkeit Und Entwurf,”</i> 48–53. Hamburg, Germany, 2011.","ieee":"A. Cook, S. Hellebrand, T. Indlekofer, and H.-J. Wunderlich, “Robuster Selbsttest mit Diagnose,” in <i>5. GMM/GI/ITG Fachtagung “Zuverlässigkeit und Entwurf,”</i> 2011, pp. 48–53.","ama":"Cook A, Hellebrand S, Indlekofer T, Wunderlich H-J. Robuster Selbsttest mit Diagnose. In: <i>5. GMM/GI/ITG Fachtagung “Zuverlässigkeit Und Entwurf.”</i> Hamburg, Germany; 2011:48-53.","short":"A. Cook, S. Hellebrand, T. Indlekofer, H.-J. Wunderlich, in: 5. GMM/GI/ITG Fachtagung “Zuverlässigkeit Und Entwurf,” Hamburg, Germany, 2011, pp. 48–53.","bibtex":"@inproceedings{Cook_Hellebrand_Indlekofer_Wunderlich_2011, place={Hamburg, Germany}, title={Robuster Selbsttest mit Diagnose}, booktitle={5. GMM/GI/ITG Fachtagung “Zuverlässigkeit und Entwurf”}, author={Cook, Alejandro and Hellebrand, Sybille and Indlekofer, Thomas and Wunderlich, Hans-Joachim}, year={2011}, pages={48–53} }","mla":"Cook, Alejandro, et al. “Robuster Selbsttest Mit Diagnose.” <i>5. GMM/GI/ITG Fachtagung “Zuverlässigkeit Und Entwurf,”</i> 2011, pp. 48–53.","apa":"Cook, A., Hellebrand, S., Indlekofer, T., &#38; Wunderlich, H.-J. (2011). Robuster Selbsttest mit Diagnose. In <i>5. GMM/GI/ITG Fachtagung “Zuverlässigkeit und Entwurf”</i> (pp. 48–53). Hamburg, Germany."},"year":"2011","place":"Hamburg, Germany","title":"Robuster Selbsttest mit Diagnose","date_created":"2019-08-28T11:47:35Z","author":[{"full_name":"Cook, Alejandro","last_name":"Cook","first_name":"Alejandro"},{"full_name":"Hellebrand, Sybille","id":"209","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"},{"first_name":"Thomas","full_name":"Indlekofer, Thomas","last_name":"Indlekofer"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"}],"date_updated":"2022-01-06T06:51:27Z","status":"public","publication":"5. GMM/GI/ITG Fachtagung \"Zuverlässigkeit und Entwurf\"","type":"conference","language":[{"iso":"eng"}],"department":[{"_id":"48"}],"user_id":"209","_id":"13053"},{"title":"Variation-Aware Fault Modeling","date_created":"2019-08-28T11:47:14Z","author":[{"first_name":"Fabian","last_name":"Hopsch","full_name":"Hopsch, Fabian"},{"full_name":"Becker, Bernd","last_name":"Becker","first_name":"Bernd"},{"first_name":"Sybille","id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand"},{"full_name":"Polian, Ilia","last_name":"Polian","first_name":"Ilia"},{"first_name":"Bernd","full_name":"Straube, Bernd","last_name":"Straube"},{"first_name":"Wolfgang","full_name":"Vermeiren, Wolfgang","last_name":"Vermeiren"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"}],"volume":54,"date_updated":"2022-05-11T16:19:14Z","citation":{"ama":"Hopsch F, Becker B, Hellebrand S, et al. Variation-Aware Fault Modeling. <i>SCIENCE CHINA Information Sciences, Science China Press, co-published with Springer</i>. 2011;54(4):1813-1826.","chicago":"Hopsch, Fabian, Bernd Becker, Sybille Hellebrand, Ilia Polian, Bernd Straube, Wolfgang Vermeiren, and Hans-Joachim Wunderlich. “Variation-Aware Fault Modeling.” <i>SCIENCE CHINA Information Sciences, Science China Press, Co-Published with Springer</i> 54, no. 4 (2011): 1813–26.","ieee":"F. Hopsch <i>et al.</i>, “Variation-Aware Fault Modeling,” <i>SCIENCE CHINA Information Sciences, Science China Press, co-published with Springer</i>, vol. 54, no. 4, pp. 1813–1826, 2011.","apa":"Hopsch, F., Becker, B., Hellebrand, S., Polian, I., Straube, B., Vermeiren, W., &#38; Wunderlich, H.-J. (2011). Variation-Aware Fault Modeling. <i>SCIENCE CHINA Information Sciences, Science China Press, Co-Published with Springer</i>, <i>54</i>(4), 1813–1826.","mla":"Hopsch, Fabian, et al. “Variation-Aware Fault Modeling.” <i>SCIENCE CHINA Information Sciences, Science China Press, Co-Published with Springer</i>, vol. 54, no. 4, 2011, pp. 1813–26.","bibtex":"@article{Hopsch_Becker_Hellebrand_Polian_Straube_Vermeiren_Wunderlich_2011, title={Variation-Aware Fault Modeling}, volume={54}, number={4}, journal={SCIENCE CHINA Information Sciences, Science China Press, co-published with Springer}, author={Hopsch, Fabian and Becker, Bernd and Hellebrand, Sybille and Polian, Ilia and Straube, Bernd and Vermeiren, Wolfgang and Wunderlich, Hans-Joachim}, year={2011}, pages={1813–1826} }","short":"F. Hopsch, B. Becker, S. Hellebrand, I. Polian, B. Straube, W. Vermeiren, H.-J. Wunderlich, SCIENCE CHINA Information Sciences, Science China Press, Co-Published with Springer 54 (2011) 1813–1826."},"page":"1813-1826","intvolume":"        54","year":"2011","issue":"4","language":[{"iso":"eng"}],"user_id":"209","department":[{"_id":"48"}],"_id":"13052","status":"public","type":"journal_article","publication":"SCIENCE CHINA Information Sciences, Science China Press, co-published with Springer"},{"date_created":"2019-07-10T11:17:36Z","author":[{"last_name":"Fröse","full_name":"Fröse, Viktor","first_name":"Viktor"},{"full_name":"Ibers, Rüdiger","id":"659","last_name":"Ibers","first_name":"Rüdiger"},{"last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","id":"209","first_name":"Sybille"}],"date_updated":"2022-01-06T06:50:49Z","title":"Testdatenkompression mit Hilfe der Netzwerkinfrastruktur","citation":{"ama":"Fröse V, Ibers R, Hellebrand S. <i>Testdatenkompression Mit Hilfe Der Netzwerkinfrastruktur</i>. 22. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’10), Paderborn, Germany; 2010.","ieee":"V. Fröse, R. Ibers, and S. Hellebrand, <i>Testdatenkompression mit Hilfe der Netzwerkinfrastruktur</i>. 22. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’10), Paderborn, Germany, 2010.","chicago":"Fröse, Viktor, Rüdiger Ibers, and Sybille Hellebrand. <i>Testdatenkompression Mit Hilfe Der Netzwerkinfrastruktur</i>. 22. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’10), Paderborn, Germany, 2010.","mla":"Fröse, Viktor, et al. <i>Testdatenkompression Mit Hilfe Der Netzwerkinfrastruktur</i>. 2010.","bibtex":"@book{Fröse_Ibers_Hellebrand_2010, place={22. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’10), Paderborn, Germany}, title={Testdatenkompression mit Hilfe der Netzwerkinfrastruktur}, author={Fröse, Viktor and Ibers, Rüdiger and Hellebrand, Sybille}, year={2010} }","short":"V. Fröse, R. Ibers, S. Hellebrand, Testdatenkompression Mit Hilfe Der Netzwerkinfrastruktur, 22. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’10), Paderborn, Germany, 2010.","apa":"Fröse, V., Ibers, R., &#38; Hellebrand, S. (2010). <i>Testdatenkompression mit Hilfe der Netzwerkinfrastruktur</i>. 22. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’10), Paderborn, Germany."},"place":"22. Workshop \"Testmethoden und Zuverlässigkeit von Schaltungen und Systemen\" (TuZ'10), Paderborn, Germany","year":"2010","user_id":"659","department":[{"_id":"48"}],"_id":"10670","language":[{"iso":"eng"}],"keyword":["WORKSHOP"],"type":"misc","status":"public"},{"language":[{"iso":"eng"}],"_id":"12987","user_id":"209","department":[{"_id":"48"}],"status":"public","type":"conference","publication":"40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W'10)","title":"Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits","doi":"10.1109/dsnw.2010.5542612","publisher":"IEEE","date_updated":"2022-01-06T06:51:27Z","date_created":"2019-08-28T09:22:53Z","author":[{"first_name":"Bernd","last_name":"Becker","full_name":"Becker, Bernd"},{"first_name":"Sybille","id":"209","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939"},{"first_name":"Ilia","last_name":"Polian","full_name":"Polian, Ilia"},{"last_name":"Straube","full_name":"Straube, Bernd","first_name":"Bernd"},{"first_name":"Wolfgang","full_name":"Vermeiren, Wolfgang","last_name":"Vermeiren"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"}],"place":"Chicago, IL, USA","year":"2010","citation":{"ama":"Becker B, Hellebrand S, Polian I, Straube B, Vermeiren W, Wunderlich H-J. Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits. In: <i>40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’10)</i>. Chicago, IL, USA: IEEE; 2010. doi:<a href=\"https://doi.org/10.1109/dsnw.2010.5542612\">10.1109/dsnw.2010.5542612</a>","ieee":"B. Becker, S. Hellebrand, I. Polian, B. Straube, W. Vermeiren, and H.-J. Wunderlich, “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits,” in <i>40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’10)</i>, 2010.","chicago":"Becker, Bernd, Sybille Hellebrand, Ilia Polian, Bernd Straube, Wolfgang Vermeiren, and Hans-Joachim Wunderlich. “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits.” In <i>40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’10)</i>. Chicago, IL, USA: IEEE, 2010. <a href=\"https://doi.org/10.1109/dsnw.2010.5542612\">https://doi.org/10.1109/dsnw.2010.5542612</a>.","mla":"Becker, Bernd, et al. “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits.” <i>40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’10)</i>, IEEE, 2010, doi:<a href=\"https://doi.org/10.1109/dsnw.2010.5542612\">10.1109/dsnw.2010.5542612</a>.","short":"B. Becker, S. Hellebrand, I. Polian, B. Straube, W. Vermeiren, H.-J. Wunderlich, in: 40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’10), IEEE, Chicago, IL, USA, 2010.","bibtex":"@inproceedings{Becker_Hellebrand_Polian_Straube_Vermeiren_Wunderlich_2010, place={Chicago, IL, USA}, title={Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits}, DOI={<a href=\"https://doi.org/10.1109/dsnw.2010.5542612\">10.1109/dsnw.2010.5542612</a>}, booktitle={40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’10)}, publisher={IEEE}, author={Becker, Bernd and Hellebrand, Sybille and Polian, Ilia and Straube, Bernd and Vermeiren, Wolfgang and Wunderlich, Hans-Joachim}, year={2010} }","apa":"Becker, B., Hellebrand, S., Polian, I., Straube, B., Vermeiren, W., &#38; Wunderlich, H.-J. (2010). Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits. In <i>40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’10)</i>. Chicago, IL, USA: IEEE. <a href=\"https://doi.org/10.1109/dsnw.2010.5542612\">https://doi.org/10.1109/dsnw.2010.5542612</a>"}},{"status":"public","type":"conference","publication":"4. GMM/GI/ITG-Fachtagung \"Zuverlässigkeit und Entwurf\"","language":[{"iso":"eng"}],"_id":"13051","user_id":"659","department":[{"_id":"48"}],"year":"2010","place":"Wildbad Kreuth, Germany","citation":{"apa":"Hunger, M., &#38; Hellebrand, S. (2010). Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz. In <i>4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”</i> (pp. 81–88). Wildbad Kreuth, Germany.","short":"M. Hunger, S. Hellebrand, in: 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” Wildbad Kreuth, Germany, 2010, pp. 81–88.","bibtex":"@inproceedings{Hunger_Hellebrand_2010, place={Wildbad Kreuth, Germany}, title={Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz}, booktitle={4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}, author={Hunger, Marc and Hellebrand, Sybille}, year={2010}, pages={81–88} }","mla":"Hunger, Marc, and Sybille Hellebrand. “Ausbeute Und Fehlertoleranz Bei Dreifach Modularer Redundanz.” <i>4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,”</i> 2010, pp. 81–88.","ama":"Hunger M, Hellebrand S. Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz. In: <i>4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.”</i> Wildbad Kreuth, Germany; 2010:81-88.","chicago":"Hunger, Marc, and Sybille Hellebrand. “Ausbeute Und Fehlertoleranz Bei Dreifach Modularer Redundanz.” In <i>4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,”</i> 81–88. Wildbad Kreuth, Germany, 2010.","ieee":"M. Hunger and S. Hellebrand, “Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz,” in <i>4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf,”</i> 2010, pp. 81–88."},"page":"81-88","title":"Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz","date_updated":"2022-01-06T06:51:27Z","author":[{"first_name":"Marc","full_name":"Hunger, Marc","last_name":"Hunger"},{"id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"}],"date_created":"2019-08-28T11:46:41Z"},{"language":[{"iso":"eng"}],"_id":"13073","user_id":"659","department":[{"_id":"48"}],"status":"public","type":"misc","title":"Nano-Electronic Systems","date_updated":"2022-01-06T06:51:28Z","author":[{"first_name":"Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","id":"209"}],"date_created":"2019-08-28T12:01:06Z","year":"2010","place":"Editorial, it 4/2010, pp. 179-180","citation":{"bibtex":"@book{Hellebrand_2010, place={Editorial, it 4/2010, pp. 179-180}, title={Nano-Electronic Systems}, author={Hellebrand, Sybille}, year={2010} }","mla":"Hellebrand, Sybille. <i>Nano-Electronic Systems</i>. 2010.","short":"S. Hellebrand, Nano-Electronic Systems, Editorial, it 4/2010, pp. 179-180, 2010.","apa":"Hellebrand, S. (2010). <i>Nano-Electronic Systems</i>. Editorial, it 4/2010, pp. 179-180.","chicago":"Hellebrand, Sybille. <i>Nano-Electronic Systems</i>. Editorial, it 4/2010, pp. 179-180, 2010.","ieee":"S. Hellebrand, <i>Nano-Electronic Systems</i>. Editorial, it 4/2010, pp. 179-180, 2010.","ama":"Hellebrand S. <i>Nano-Electronic Systems</i>. Editorial, it 4/2010, pp. 179-180; 2010."}},{"title":"Variation-Aware Fault Modeling","doi":"10.1109/ats.2010.24","publisher":"IEEE","date_updated":"2022-05-11T16:20:07Z","date_created":"2019-08-28T09:20:51Z","author":[{"first_name":"Fabian","full_name":"Hopsch, Fabian","last_name":"Hopsch"},{"first_name":"Bernd","last_name":"Becker","full_name":"Becker, Bernd"},{"last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","id":"209","first_name":"Sybille"},{"full_name":"Polian, Ilia","last_name":"Polian","first_name":"Ilia"},{"first_name":"Bernd","full_name":"Straube, Bernd","last_name":"Straube"},{"first_name":"Wolfgang","full_name":"Vermeiren, Wolfgang","last_name":"Vermeiren"},{"first_name":"Hans-Joachim","last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim"}],"year":"2010","place":"Shanghai, China","page":"87-93","citation":{"mla":"Hopsch, Fabian, et al. “Variation-Aware Fault Modeling.” <i>19th IEEE Asian Test Symposium (ATS’10)</i>, IEEE, 2010, pp. 87–93, doi:<a href=\"https://doi.org/10.1109/ats.2010.24\">10.1109/ats.2010.24</a>.","bibtex":"@inproceedings{Hopsch_Becker_Hellebrand_Polian_Straube_Vermeiren_Wunderlich_2010, place={Shanghai, China}, title={Variation-Aware Fault Modeling}, DOI={<a href=\"https://doi.org/10.1109/ats.2010.24\">10.1109/ats.2010.24</a>}, booktitle={19th IEEE Asian Test Symposium (ATS’10)}, publisher={IEEE}, author={Hopsch, Fabian and Becker, Bernd and Hellebrand, Sybille and Polian, Ilia and Straube, Bernd and Vermeiren, Wolfgang and Wunderlich, Hans-Joachim}, year={2010}, pages={87–93} }","short":"F. Hopsch, B. Becker, S. Hellebrand, I. Polian, B. Straube, W. Vermeiren, H.-J. Wunderlich, in: 19th IEEE Asian Test Symposium (ATS’10), IEEE, Shanghai, China, 2010, pp. 87–93.","apa":"Hopsch, F., Becker, B., Hellebrand, S., Polian, I., Straube, B., Vermeiren, W., &#38; Wunderlich, H.-J. (2010). Variation-Aware Fault Modeling. <i>19th IEEE Asian Test Symposium (ATS’10)</i>, 87–93. <a href=\"https://doi.org/10.1109/ats.2010.24\">https://doi.org/10.1109/ats.2010.24</a>","ieee":"F. Hopsch <i>et al.</i>, “Variation-Aware Fault Modeling,” in <i>19th IEEE Asian Test Symposium (ATS’10)</i>, 2010, pp. 87–93, doi: <a href=\"https://doi.org/10.1109/ats.2010.24\">10.1109/ats.2010.24</a>.","chicago":"Hopsch, Fabian, Bernd Becker, Sybille Hellebrand, Ilia Polian, Bernd Straube, Wolfgang Vermeiren, and Hans-Joachim Wunderlich. “Variation-Aware Fault Modeling.” In <i>19th IEEE Asian Test Symposium (ATS’10)</i>, 87–93. Shanghai, China: IEEE, 2010. <a href=\"https://doi.org/10.1109/ats.2010.24\">https://doi.org/10.1109/ats.2010.24</a>.","ama":"Hopsch F, Becker B, Hellebrand S, et al. Variation-Aware Fault Modeling. In: <i>19th IEEE Asian Test Symposium (ATS’10)</i>. IEEE; 2010:87-93. doi:<a href=\"https://doi.org/10.1109/ats.2010.24\">10.1109/ats.2010.24</a>"},"language":[{"iso":"eng"}],"_id":"12983","department":[{"_id":"48"}],"user_id":"209","status":"public","publication":"19th IEEE Asian Test Symposium (ATS'10)","type":"conference"},{"status":"public","publication":"28th IEEE International Conference on Computer Design (ICCD'10)","type":"conference","language":[{"iso":"eng"}],"department":[{"_id":"48"}],"user_id":"209","_id":"12985","page":"480-485","citation":{"short":"T. Indlekofer, M. Schnittger, S. Hellebrand, in: 28th IEEE International Conference on Computer Design (ICCD’10), IEEE, Amsterdam, The Netherlands, 2010, pp. 480–485.","bibtex":"@inproceedings{Indlekofer_Schnittger_Hellebrand_2010, place={Amsterdam, The Netherlands}, title={Efficient Test Response Compaction for Robust BIST Using Parity Sequences}, DOI={<a href=\"https://doi.org/10.1109/iccd.2010.5647648\">10.1109/iccd.2010.5647648</a>}, booktitle={28th IEEE International Conference on Computer Design (ICCD’10)}, publisher={IEEE}, author={Indlekofer, Thomas and Schnittger, Michael and Hellebrand, Sybille}, year={2010}, pages={480–485} }","mla":"Indlekofer, Thomas, et al. “Efficient Test Response Compaction for Robust BIST Using Parity Sequences.” <i>28th IEEE International Conference on Computer Design (ICCD’10)</i>, IEEE, 2010, pp. 480–85, doi:<a href=\"https://doi.org/10.1109/iccd.2010.5647648\">10.1109/iccd.2010.5647648</a>.","apa":"Indlekofer, T., Schnittger, M., &#38; Hellebrand, S. (2010). Efficient Test Response Compaction for Robust BIST Using Parity Sequences. <i>28th IEEE International Conference on Computer Design (ICCD’10)</i>, 480–485. <a href=\"https://doi.org/10.1109/iccd.2010.5647648\">https://doi.org/10.1109/iccd.2010.5647648</a>","ama":"Indlekofer T, Schnittger M, Hellebrand S. Efficient Test Response Compaction for Robust BIST Using Parity Sequences. In: <i>28th IEEE International Conference on Computer Design (ICCD’10)</i>. IEEE; 2010:480-485. doi:<a href=\"https://doi.org/10.1109/iccd.2010.5647648\">10.1109/iccd.2010.5647648</a>","chicago":"Indlekofer, Thomas, Michael Schnittger, and Sybille Hellebrand. “Efficient Test Response Compaction for Robust BIST Using Parity Sequences.” In <i>28th IEEE International Conference on Computer Design (ICCD’10)</i>, 480–85. Amsterdam, The Netherlands: IEEE, 2010. <a href=\"https://doi.org/10.1109/iccd.2010.5647648\">https://doi.org/10.1109/iccd.2010.5647648</a>.","ieee":"T. Indlekofer, M. Schnittger, and S. Hellebrand, “Efficient Test Response Compaction for Robust BIST Using Parity Sequences,” in <i>28th IEEE International Conference on Computer Design (ICCD’10)</i>, 2010, pp. 480–485, doi: <a href=\"https://doi.org/10.1109/iccd.2010.5647648\">10.1109/iccd.2010.5647648</a>."},"place":"Amsterdam, The Netherlands","year":"2010","doi":"10.1109/iccd.2010.5647648","title":"Efficient Test Response Compaction for Robust BIST Using Parity Sequences","date_created":"2019-08-28T09:21:55Z","author":[{"full_name":"Indlekofer, Thomas","last_name":"Indlekofer","first_name":"Thomas"},{"first_name":"Michael","full_name":"Schnittger, Michael","last_name":"Schnittger"},{"last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","id":"209","first_name":"Sybille"}],"publisher":"IEEE","date_updated":"2022-05-11T16:21:12Z"},{"_id":"12986","user_id":"209","department":[{"_id":"48"}],"language":[{"iso":"eng"}],"type":"conference","publication":"25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'10)","status":"public","publisher":"IEEE","date_updated":"2022-05-11T16:21:52Z","author":[{"first_name":"Marc","last_name":"Hunger","full_name":"Hunger, Marc"},{"id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"}],"date_created":"2019-08-28T09:21:57Z","title":"The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems","doi":"10.1109/dft.2010.19","year":"2010","place":"Kyoto, Japan","citation":{"bibtex":"@inproceedings{Hunger_Hellebrand_2010, place={Kyoto, Japan}, title={The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems}, DOI={<a href=\"https://doi.org/10.1109/dft.2010.19\">10.1109/dft.2010.19</a>}, booktitle={25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10)}, publisher={IEEE}, author={Hunger, Marc and Hellebrand, Sybille}, year={2010}, pages={101–108} }","short":"M. Hunger, S. Hellebrand, in: 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10), IEEE, Kyoto, Japan, 2010, pp. 101–108.","mla":"Hunger, Marc, and Sybille Hellebrand. “The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems.” <i>25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10)</i>, IEEE, 2010, pp. 101–08, doi:<a href=\"https://doi.org/10.1109/dft.2010.19\">10.1109/dft.2010.19</a>.","apa":"Hunger, M., &#38; Hellebrand, S. (2010). The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems. <i>25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10)</i>, 101–108. <a href=\"https://doi.org/10.1109/dft.2010.19\">https://doi.org/10.1109/dft.2010.19</a>","ama":"Hunger M, Hellebrand S. The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems. In: <i>25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10)</i>. IEEE; 2010:101-108. doi:<a href=\"https://doi.org/10.1109/dft.2010.19\">10.1109/dft.2010.19</a>","chicago":"Hunger, Marc, and Sybille Hellebrand. “The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems.” In <i>25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10)</i>, 101–8. Kyoto, Japan: IEEE, 2010. <a href=\"https://doi.org/10.1109/dft.2010.19\">https://doi.org/10.1109/dft.2010.19</a>.","ieee":"M. Hunger and S. Hellebrand, “The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems,” in <i>25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10)</i>, 2010, pp. 101–108, doi: <a href=\"https://doi.org/10.1109/dft.2010.19\">10.1109/dft.2010.19</a>."},"page":"101-108"},{"date_created":"2019-08-28T09:22:54Z","author":[{"full_name":"Froese, Viktor","last_name":"Froese","first_name":"Viktor"},{"first_name":"Rüdiger","last_name":"Ibers","full_name":"Ibers, Rüdiger","id":"659"},{"first_name":"Sybille","full_name":"Hellebrand, Sybille","id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939"}],"date_updated":"2022-05-11T16:22:36Z","publisher":"IEEE","doi":"10.1109/vts.2010.5469570","title":"Reusing NoC-Infrastructure for Test Data Compression","page":"227-231","citation":{"ama":"Froese V, Ibers R, Hellebrand S. Reusing NoC-Infrastructure for Test Data Compression. In: <i>28th IEEE VLSI Test Symposium (VTS’10)</i>. IEEE; 2010:227-231. doi:<a href=\"https://doi.org/10.1109/vts.2010.5469570\">10.1109/vts.2010.5469570</a>","ieee":"V. Froese, R. Ibers, and S. Hellebrand, “Reusing NoC-Infrastructure for Test Data Compression,” in <i>28th IEEE VLSI Test Symposium (VTS’10)</i>, 2010, pp. 227–231, doi: <a href=\"https://doi.org/10.1109/vts.2010.5469570\">10.1109/vts.2010.5469570</a>.","chicago":"Froese, Viktor, Rüdiger Ibers, and Sybille Hellebrand. “Reusing NoC-Infrastructure for Test Data Compression.” In <i>28th IEEE VLSI Test Symposium (VTS’10)</i>, 227–31. Santa Cruz, CA, USA: IEEE, 2010. <a href=\"https://doi.org/10.1109/vts.2010.5469570\">https://doi.org/10.1109/vts.2010.5469570</a>.","apa":"Froese, V., Ibers, R., &#38; Hellebrand, S. (2010). Reusing NoC-Infrastructure for Test Data Compression. <i>28th IEEE VLSI Test Symposium (VTS’10)</i>, 227–231. <a href=\"https://doi.org/10.1109/vts.2010.5469570\">https://doi.org/10.1109/vts.2010.5469570</a>","bibtex":"@inproceedings{Froese_Ibers_Hellebrand_2010, place={Santa Cruz, CA, USA}, title={Reusing NoC-Infrastructure for Test Data Compression}, DOI={<a href=\"https://doi.org/10.1109/vts.2010.5469570\">10.1109/vts.2010.5469570</a>}, booktitle={28th IEEE VLSI Test Symposium (VTS’10)}, publisher={IEEE}, author={Froese, Viktor and Ibers, Rüdiger and Hellebrand, Sybille}, year={2010}, pages={227–231} }","mla":"Froese, Viktor, et al. “Reusing NoC-Infrastructure for Test Data Compression.” <i>28th IEEE VLSI Test Symposium (VTS’10)</i>, IEEE, 2010, pp. 227–31, doi:<a href=\"https://doi.org/10.1109/vts.2010.5469570\">10.1109/vts.2010.5469570</a>.","short":"V. Froese, R. Ibers, S. Hellebrand, in: 28th IEEE VLSI Test Symposium (VTS’10), IEEE, Santa Cruz, CA, USA, 2010, pp. 227–231."},"year":"2010","place":"Santa Cruz, CA, USA","department":[{"_id":"48"}],"user_id":"209","_id":"12988","language":[{"iso":"eng"}],"publication":"28th IEEE VLSI Test Symposium (VTS'10)","type":"conference","status":"public"},{"citation":{"apa":"Becker, B., Hellebrand, S., Polian, I., Straube, B., Vermeiren, W., &#38; Wunderlich, H.-J. (2010). Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits. <i>4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper)</i>.","mla":"Becker, Bernd, et al. “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits.” <i>4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper)</i>, 2010.","short":"B. Becker, S. Hellebrand, I. Polian, B. Straube, W. Vermeiren, H.-J. Wunderlich, in: 4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper), Chicago, IL, USA, 2010.","bibtex":"@inproceedings{Becker_Hellebrand_Polian_Straube_Vermeiren_Wunderlich_2010, place={Chicago, IL, USA}, title={Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits}, booktitle={4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper)}, author={Becker, Bernd and Hellebrand, Sybille and Polian, Ilia and Straube, Bernd and Vermeiren, Wolfgang and Wunderlich, Hans-Joachim}, year={2010} }","ama":"Becker B, Hellebrand S, Polian I, Straube B, Vermeiren W, Wunderlich H-J. Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits. In: <i>4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper)</i>. ; 2010.","chicago":"Becker, Bernd, Sybille Hellebrand, Ilia Polian, Bernd Straube, Wolfgang Vermeiren, and Hans-Joachim Wunderlich. “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits.” In <i>4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper)</i>. Chicago, IL, USA, 2010.","ieee":"B. Becker, S. Hellebrand, I. Polian, B. Straube, W. Vermeiren, and H.-J. Wunderlich, “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits,” 2010."},"year":"2010","place":"Chicago, IL, USA","title":"Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits","author":[{"full_name":"Becker, Bernd","last_name":"Becker","first_name":"Bernd"},{"first_name":"Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","id":"209"},{"first_name":"Ilia","full_name":"Polian, Ilia","last_name":"Polian"},{"first_name":"Bernd","last_name":"Straube","full_name":"Straube, Bernd"},{"first_name":"Wolfgang","last_name":"Vermeiren","full_name":"Vermeiren, Wolfgang"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"date_created":"2019-08-28T11:45:36Z","date_updated":"2022-05-11T16:26:18Z","status":"public","publication":"4th Workshop on Dependable and Secure Nanocomputing (WDSN'10), (Invited Paper)","type":"conference","language":[{"iso":"eng"}],"department":[{"_id":"48"}],"user_id":"209","_id":"13049"},{"year":"2010","place":"Wildbad Kreuth, Germany","page":"17-24","citation":{"apa":"Indlekofer, T., Schnittger, M., &#38; Hellebrand, S. (2010). Robuster Selbsttest mit extremer Kompaktierung. <i>4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,”</i> 17–24.","bibtex":"@inproceedings{Indlekofer_Schnittger_Hellebrand_2010, place={Wildbad Kreuth, Germany}, title={Robuster Selbsttest mit extremer Kompaktierung}, booktitle={4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}, author={Indlekofer, Thomas and Schnittger, Michael and Hellebrand, Sybille}, year={2010}, pages={17–24} }","mla":"Indlekofer, Thomas, et al. “Robuster Selbsttest Mit Extremer Kompaktierung.” <i>4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,”</i> 2010, pp. 17–24.","short":"T. Indlekofer, M. Schnittger, S. Hellebrand, in: 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” Wildbad Kreuth, Germany, 2010, pp. 17–24.","ama":"Indlekofer T, Schnittger M, Hellebrand S. Robuster Selbsttest mit extremer Kompaktierung. In: <i>4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.”</i> ; 2010:17-24.","chicago":"Indlekofer, Thomas, Michael Schnittger, and Sybille Hellebrand. “Robuster Selbsttest Mit Extremer Kompaktierung.” In <i>4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,”</i> 17–24. Wildbad Kreuth, Germany, 2010.","ieee":"T. Indlekofer, M. Schnittger, and S. Hellebrand, “Robuster Selbsttest mit extremer Kompaktierung,” in <i>4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf,”</i> 2010, pp. 17–24."},"title":"Robuster Selbsttest mit extremer Kompaktierung","date_updated":"2022-05-11T16:25:34Z","date_created":"2019-08-28T11:46:13Z","author":[{"last_name":"Indlekofer","full_name":"Indlekofer, Thomas","first_name":"Thomas"},{"first_name":"Michael","last_name":"Schnittger","full_name":"Schnittger, Michael"},{"first_name":"Sybille","full_name":"Hellebrand, Sybille","id":"209","orcid":"0000-0002-3717-3939","last_name":"Hellebrand"}],"status":"public","publication":"4. GMM/GI/ITG-Fachtagung \"Zuverlässigkeit und Entwurf\"","type":"conference","language":[{"iso":"eng"}],"_id":"13050","department":[{"_id":"48"}],"user_id":"209"},{"title":"ATPG-Based Grading of Strong Fault-Secureness","doi":"10.1109/iolts.2009.5196027","date_updated":"2022-05-11T16:27:48Z","publisher":"IEEE","date_created":"2019-08-28T10:17:16Z","author":[{"first_name":"Marc","full_name":"Hunger, Marc","last_name":"Hunger"},{"id":"209","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"first_name":"Alejandro","last_name":"Czutro","full_name":"Czutro, Alejandro"},{"last_name":"Polian","full_name":"Polian, Ilia","first_name":"Ilia"},{"last_name":"Becker","full_name":"Becker, Bernd","first_name":"Bernd"}],"year":"2009","place":"Sesimbra-Lisbon, Portugal","citation":{"ama":"Hunger M, Hellebrand S, Czutro A, Polian I, Becker B. ATPG-Based Grading of Strong Fault-Secureness. In: <i>15th IEEE International On-Line Testing Symposium (IOLTS’09</i>. IEEE; 2009. doi:<a href=\"https://doi.org/10.1109/iolts.2009.5196027\">10.1109/iolts.2009.5196027</a>","ieee":"M. Hunger, S. Hellebrand, A. Czutro, I. Polian, and B. Becker, “ATPG-Based Grading of Strong Fault-Secureness,” 2009, doi: <a href=\"https://doi.org/10.1109/iolts.2009.5196027\">10.1109/iolts.2009.5196027</a>.","chicago":"Hunger, Marc, Sybille Hellebrand, Alejandro Czutro, Ilia Polian, and Bernd Becker. “ATPG-Based Grading of Strong Fault-Secureness.” In <i>15th IEEE International On-Line Testing Symposium (IOLTS’09</i>. Sesimbra-Lisbon, Portugal: IEEE, 2009. <a href=\"https://doi.org/10.1109/iolts.2009.5196027\">https://doi.org/10.1109/iolts.2009.5196027</a>.","short":"M. Hunger, S. Hellebrand, A. Czutro, I. Polian, B. Becker, in: 15th IEEE International On-Line Testing Symposium (IOLTS’09, IEEE, Sesimbra-Lisbon, Portugal, 2009.","mla":"Hunger, Marc, et al. “ATPG-Based Grading of Strong Fault-Secureness.” <i>15th IEEE International On-Line Testing Symposium (IOLTS’09</i>, IEEE, 2009, doi:<a href=\"https://doi.org/10.1109/iolts.2009.5196027\">10.1109/iolts.2009.5196027</a>.","bibtex":"@inproceedings{Hunger_Hellebrand_Czutro_Polian_Becker_2009, place={Sesimbra-Lisbon, Portugal}, title={ATPG-Based Grading of Strong Fault-Secureness}, DOI={<a href=\"https://doi.org/10.1109/iolts.2009.5196027\">10.1109/iolts.2009.5196027</a>}, booktitle={15th IEEE International On-Line Testing Symposium (IOLTS’09}, publisher={IEEE}, author={Hunger, Marc and Hellebrand, Sybille and Czutro, Alejandro and Polian, Ilia and Becker, Bernd}, year={2009} }","apa":"Hunger, M., Hellebrand, S., Czutro, A., Polian, I., &#38; Becker, B. (2009). ATPG-Based Grading of Strong Fault-Secureness. <i>15th IEEE International On-Line Testing Symposium (IOLTS’09</i>. <a href=\"https://doi.org/10.1109/iolts.2009.5196027\">https://doi.org/10.1109/iolts.2009.5196027</a>"},"language":[{"iso":"eng"}],"_id":"12991","department":[{"_id":"48"}],"user_id":"209","status":"public","publication":"15th IEEE International On-Line Testing Symposium (IOLTS'09","type":"conference"},{"citation":{"ama":"Hellebrand S, Hunger M. Are Robust Circuits Really Robust? In: <i>24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk)</i>. IEEE; 2009:77. doi:<a href=\"https://doi.org/10.1109/dft.2009.28\">10.1109/dft.2009.28</a>","ieee":"S. Hellebrand and M. Hunger, “Are Robust Circuits Really Robust?,” in <i>24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk)</i>, 2009, p. 77, doi: <a href=\"https://doi.org/10.1109/dft.2009.28\">10.1109/dft.2009.28</a>.","chicago":"Hellebrand, Sybille, and Marc Hunger. “Are Robust Circuits Really Robust?” In <i>24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk)</i>, 77. Chicago, IL, USA: IEEE, 2009. <a href=\"https://doi.org/10.1109/dft.2009.28\">https://doi.org/10.1109/dft.2009.28</a>.","bibtex":"@inproceedings{Hellebrand_Hunger_2009, place={Chicago, IL, USA}, title={Are Robust Circuits Really Robust?}, DOI={<a href=\"https://doi.org/10.1109/dft.2009.28\">10.1109/dft.2009.28</a>}, booktitle={24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk)}, publisher={IEEE}, author={Hellebrand, Sybille and Hunger, Marc}, year={2009}, pages={77} }","mla":"Hellebrand, Sybille, and Marc Hunger. “Are Robust Circuits Really Robust?” <i>24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk)</i>, IEEE, 2009, p. 77, doi:<a href=\"https://doi.org/10.1109/dft.2009.28\">10.1109/dft.2009.28</a>.","short":"S. Hellebrand, M. Hunger, in: 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk), IEEE, Chicago, IL, USA, 2009, p. 77.","apa":"Hellebrand, S., &#38; Hunger, M. (2009). Are Robust Circuits Really Robust? <i>24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk)</i>, 77. <a href=\"https://doi.org/10.1109/dft.2009.28\">https://doi.org/10.1109/dft.2009.28</a>"},"page":"77","place":"Chicago, IL, USA","year":"2009","date_created":"2019-08-28T10:17:14Z","author":[{"id":"209","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"last_name":"Hunger","full_name":"Hunger, Marc","first_name":"Marc"}],"publisher":"IEEE","date_updated":"2022-05-11T16:27:03Z","doi":"10.1109/dft.2009.28","title":"Are Robust Circuits Really Robust?","type":"conference","publication":"24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'09), (Invited Talk)","status":"public","user_id":"209","department":[{"_id":"48"}],"_id":"12990","language":[{"iso":"eng"}]},{"publication":"3. GMM/GI/ITG-Fachtagung \"Zuverlässigkeit und Entwurf\"","type":"conference","status":"public","_id":"13030","department":[{"_id":"48"}],"user_id":"209","language":[{"iso":"eng"}],"year":"2009","place":"Stuttgart, Germany","citation":{"apa":"Hunger, M., Hellebrand, S., Czutro, A., Polian, I., &#38; Becker, B. (2009). Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung. <i>3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.”</i>","short":"M. Hunger, S. Hellebrand, A. Czutro, I. Polian, B. Becker, in: 3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” Stuttgart, Germany, 2009.","mla":"Hunger, Marc, et al. “Robustheitsanalyse Stark Fehlersicherer Schaltungen Mit SAT-Basierter Testmustererzeugung.” <i>3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,”</i> 2009.","bibtex":"@inproceedings{Hunger_Hellebrand_Czutro_Polian_Becker_2009, place={Stuttgart, Germany}, title={Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung}, booktitle={3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}, author={Hunger, Marc and Hellebrand, Sybille and Czutro, Alexander and Polian, Ilia and Becker, Bernd}, year={2009} }","chicago":"Hunger, Marc, Sybille Hellebrand, Alexander Czutro, Ilia Polian, and Bernd Becker. “Robustheitsanalyse Stark Fehlersicherer Schaltungen Mit SAT-Basierter Testmustererzeugung.” In <i>3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.”</i> Stuttgart, Germany, 2009.","ieee":"M. Hunger, S. Hellebrand, A. Czutro, I. Polian, and B. Becker, “Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung,” 2009.","ama":"Hunger M, Hellebrand S, Czutro A, Polian I, Becker B. Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung. In: <i>3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.”</i> ; 2009."},"date_updated":"2022-05-11T16:28:31Z","author":[{"last_name":"Hunger","full_name":"Hunger, Marc","first_name":"Marc"},{"first_name":"Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209"},{"full_name":"Czutro, Alexander","last_name":"Czutro","first_name":"Alexander"},{"last_name":"Polian","full_name":"Polian, Ilia","first_name":"Ilia"},{"full_name":"Becker, Bernd","last_name":"Becker","first_name":"Bernd"}],"date_created":"2019-08-28T10:35:48Z","title":"Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung"}]