[{"title":"Programming models for reconfigurable heterogeneous multi-cores","author":[{"full_name":"Plessl, Christian","id":"16153","orcid":"0000-0001-5728-9982","last_name":"Plessl","first_name":"Christian"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"},{"first_name":"Andreas","full_name":"Agne, Andreas","last_name":"Agne"},{"first_name":"Markus","last_name":"Happe","full_name":"Happe, Markus"},{"first_name":"Enno","last_name":"Lübbers","full_name":"Lübbers, Enno"}],"date_created":"2017-10-17T12:42:46Z","publisher":"Awareness Magazine","date_updated":"2022-01-06T07:02:44Z","citation":{"chicago":"Plessl, Christian, Marco Platzner, Andreas Agne, Markus Happe, and Enno Lübbers. <i>Programming Models for Reconfigurable Heterogeneous Multi-Cores</i>. Awareness Magazine, 2012.","ieee":"C. Plessl, M. Platzner, A. Agne, M. Happe, and E. Lübbers, <i>Programming models for reconfigurable heterogeneous multi-cores</i>. Awareness Magazine, 2012.","ama":"Plessl C, Platzner M, Agne A, Happe M, Lübbers E. <i>Programming Models for Reconfigurable Heterogeneous Multi-Cores</i>. Awareness Magazine; 2012.","short":"C. Plessl, M. Platzner, A. Agne, M. Happe, E. Lübbers, Programming Models for Reconfigurable Heterogeneous Multi-Cores, Awareness Magazine, 2012.","mla":"Plessl, Christian, et al. <i>Programming Models for Reconfigurable Heterogeneous Multi-Cores</i>. Awareness Magazine, 2012.","bibtex":"@book{Plessl_Platzner_Agne_Happe_Lübbers_2012, title={Programming models for reconfigurable heterogeneous multi-cores}, publisher={Awareness Magazine}, author={Plessl, Christian and Platzner, Marco and Agne, Andreas and Happe, Markus and Lübbers, Enno}, year={2012} }","apa":"Plessl, C., Platzner, M., Agne, A., Happe, M., &#38; Lübbers, E. (2012). <i>Programming models for reconfigurable heterogeneous multi-cores</i>. Awareness Magazine."},"year":"2012","has_accepted_license":"1","file_date_updated":"2018-03-15T08:37:02Z","language":[{"iso":"eng"}],"ddc":["040"],"department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"user_id":"398","_id":"587","project":[{"_id":"1","name":"SFB 901"},{"name":"SFB 901 - Subprojekt C2","_id":"14"},{"_id":"4","name":"SFB 901 - Project Area C"}],"status":"public","file":[{"date_updated":"2018-03-15T08:37:02Z","date_created":"2018-03-15T08:37:02Z","creator":"florida","file_size":353057,"file_name":"587-2012_plessl_awareness_magazine.pdf","access_level":"closed","file_id":"1260","content_type":"application/pdf","success":1,"relation":"main_file"}],"type":"misc"},{"status":"public","publication":"Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)","type":"conference","language":[{"iso":"eng"}],"department":[{"_id":"78"}],"user_id":"3118","_id":"10636","citation":{"ama":"Boschmann A, Platzner M. Reducing classification accuracy degradation of pattern recognition based myoelectric control caused by electrode shift using a high density electrode array. In: <i>Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)</i>. ; 2012.","chicago":"Boschmann, Alexander, and Marco Platzner. “Reducing Classification Accuracy Degradation of Pattern Recognition Based Myoelectric Control Caused by Electrode Shift Using a High Density Electrode Array.” In <i>Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)</i>, 2012.","ieee":"A. Boschmann and M. Platzner, “Reducing classification accuracy degradation of pattern recognition based myoelectric control caused by electrode shift using a high density electrode array,” in <i>Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)</i>, 2012.","mla":"Boschmann, Alexander, and Marco Platzner. “Reducing Classification Accuracy Degradation of Pattern Recognition Based Myoelectric Control Caused by Electrode Shift Using a High Density Electrode Array.” <i>Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)</i>, 2012.","bibtex":"@inproceedings{Boschmann_Platzner_2012, title={Reducing classification accuracy degradation of pattern recognition based myoelectric control caused by electrode shift using a high density electrode array}, booktitle={Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)}, author={Boschmann, Alexander and Platzner, Marco}, year={2012} }","short":"A. Boschmann, M. Platzner, in: Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC), 2012.","apa":"Boschmann, A., &#38; Platzner, M. (2012). Reducing classification accuracy degradation of pattern recognition based myoelectric control caused by electrode shift using a high density electrode array. In <i>Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)</i>."},"year":"2012","title":"Reducing classification accuracy degradation of pattern recognition based myoelectric control caused by electrode shift using a high density electrode array","date_created":"2019-07-10T11:03:21Z","author":[{"full_name":"Boschmann, Alexander","last_name":"Boschmann","first_name":"Alexander"},{"last_name":"Platzner","full_name":"Platzner, Marco","id":"398","first_name":"Marco"}],"date_updated":"2022-01-06T06:50:49Z"},{"date_updated":"2022-01-06T06:50:49Z","publisher":"IGI Global","author":[{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"},{"last_name":"Glette","full_name":"Glette, Kyrre","first_name":"Kyrre"},{"full_name":"Platzner, Marco","id":"398","last_name":"Platzner","first_name":"Marco"},{"first_name":"Jim","full_name":"Torresen, Jim","last_name":"Torresen"}],"date_created":"2019-07-10T11:28:10Z","volume":3,"title":"Compensating Resource Fluctuations by Means of Evolvable Hardware: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture","doi":"10.4018/jaras.2012100102","issue":"4","year":"2012","citation":{"ieee":"P. Kaufmann, K. Glette, M. Platzner, and J. Torresen, “Compensating Resource Fluctuations by Means of Evolvable Hardware: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture,” <i>International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS)</i>, vol. 3, no. 4, pp. 17–31, 2012.","chicago":"Kaufmann, Paul, Kyrre Glette, Marco Platzner, and Jim Torresen. “Compensating Resource Fluctuations by Means of Evolvable Hardware: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture.” <i>International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS)</i> 3, no. 4 (2012): 17–31. <a href=\"https://doi.org/10.4018/jaras.2012100102\">https://doi.org/10.4018/jaras.2012100102</a>.","ama":"Kaufmann P, Glette K, Platzner M, Torresen J. Compensating Resource Fluctuations by Means of Evolvable Hardware: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture. <i>International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS)</i>. 2012;3(4):17-31. doi:<a href=\"https://doi.org/10.4018/jaras.2012100102\">10.4018/jaras.2012100102</a>","apa":"Kaufmann, P., Glette, K., Platzner, M., &#38; Torresen, J. (2012). Compensating Resource Fluctuations by Means of Evolvable Hardware: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture. <i>International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS)</i>, <i>3</i>(4), 17–31. <a href=\"https://doi.org/10.4018/jaras.2012100102\">https://doi.org/10.4018/jaras.2012100102</a>","mla":"Kaufmann, Paul, et al. “Compensating Resource Fluctuations by Means of Evolvable Hardware: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture.” <i>International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS)</i>, vol. 3, no. 4, IGI Global, 2012, pp. 17–31, doi:<a href=\"https://doi.org/10.4018/jaras.2012100102\">10.4018/jaras.2012100102</a>.","short":"P. Kaufmann, K. Glette, M. Platzner, J. Torresen, International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS) 3 (2012) 17–31.","bibtex":"@article{Kaufmann_Glette_Platzner_Torresen_2012, title={Compensating Resource Fluctuations by Means of Evolvable Hardware: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture}, volume={3}, DOI={<a href=\"https://doi.org/10.4018/jaras.2012100102\">10.4018/jaras.2012100102</a>}, number={4}, journal={International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS)}, publisher={IGI Global}, author={Kaufmann, Paul and Glette, Kyrre and Platzner, Marco and Torresen, Jim}, year={2012}, pages={17–31} }"},"intvolume":"         3","page":"17-31","_id":"10685","user_id":"3118","department":[{"_id":"78"}],"language":[{"iso":"eng"}],"type":"journal_article","publication":"International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS)","status":"public"},{"status":"public","type":"misc","language":[{"iso":"eng"}],"user_id":"398","department":[{"_id":"78"}],"_id":"10723","citation":{"ama":"Platzner M, Boschmann A, Kaufmann P. <i>Wieder Natürlich Gehen Und Greifen</i>.; 2012:6-11.","ieee":"M. Platzner, A. Boschmann, and P. Kaufmann, <i>Wieder natürlich gehen und greifen</i>. 2012, pp. 6–11.","chicago":"Platzner, Marco, Alexander Boschmann, and Paul Kaufmann. <i>Wieder Natürlich Gehen Und Greifen</i>, 2012.","apa":"Platzner, M., Boschmann, A., &#38; Kaufmann, P. (2012). <i>Wieder natürlich gehen und greifen</i> (pp. 6–11).","mla":"Platzner, Marco, et al. <i>Wieder Natürlich Gehen Und Greifen</i>. 2012, pp. 6–11.","bibtex":"@book{Platzner_Boschmann_Kaufmann_2012, title={Wieder natürlich gehen und greifen}, author={Platzner, Marco and Boschmann, Alexander and Kaufmann, Paul}, year={2012}, pages={6–11} }","short":"M. Platzner, A. Boschmann, P. Kaufmann, Wieder Natürlich Gehen Und Greifen, 2012."},"page":"6-11","year":"2012","title":"Wieder natürlich gehen und greifen","author":[{"first_name":"Marco","id":"398","full_name":"Platzner, Marco","last_name":"Platzner"},{"last_name":"Boschmann","full_name":"Boschmann, Alexander","first_name":"Alexander"},{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"}],"date_created":"2019-07-10T11:54:15Z","date_updated":"2022-01-06T06:50:50Z"},{"publisher":"Awareness Magazine","date_updated":"2022-01-06T06:51:36Z","author":[{"last_name":"Lewis","full_name":"Lewis, Peter","first_name":"Peter"},{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"},{"first_name":"Xin","last_name":"Yao","full_name":"Yao, Xin"}],"date_created":"2019-09-30T09:24:09Z","title":"An outlook for self-awareness in computing systems","year":"2012","citation":{"ieee":"P. Lewis, M. Platzner, and X. Yao, <i>An outlook for self-awareness in computing systems</i>. Awareness Magazine, 2012.","chicago":"Lewis, Peter, Marco Platzner, and Xin Yao. <i>An Outlook for Self-Awareness in Computing Systems</i>. Awareness Magazine, 2012.","ama":"Lewis P, Platzner M, Yao X. <i>An Outlook for Self-Awareness in Computing Systems</i>. Awareness Magazine; 2012.","mla":"Lewis, Peter, et al. <i>An Outlook for Self-Awareness in Computing Systems</i>. Awareness Magazine, 2012.","bibtex":"@book{Lewis_Platzner_Yao_2012, title={An outlook for self-awareness in computing systems}, publisher={Awareness Magazine}, author={Lewis, Peter and Platzner, Marco and Yao, Xin}, year={2012} }","short":"P. Lewis, M. Platzner, X. Yao, An Outlook for Self-Awareness in Computing Systems, Awareness Magazine, 2012.","apa":"Lewis, P., Platzner, M., &#38; Yao, X. (2012). <i>An outlook for self-awareness in computing systems</i>. Awareness Magazine."},"_id":"13462","project":[{"_id":"1","name":"SFB 901"},{"_id":"4","name":"SFB 901 - Project Area C"},{"_id":"14","name":"SFB 901 - Subproject C2"}],"department":[{"_id":"78"}],"user_id":"398","language":[{"iso":"eng"}],"type":"misc","status":"public"},{"publication":"Microprocessors and Microsystems","type":"journal_article","status":"public","_id":"2108","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"user_id":"15278","keyword":["funding-altera"],"language":[{"iso":"eng"}],"quality_controlled":"1","publication_identifier":{"issn":["0141-9331"]},"issue":"2","year":"2012","intvolume":"        36","page":"110-126","citation":{"ieee":"T. Schumacher, C. Plessl, and M. Platzner, “IMORC: An Infrastructure and Architecture Template for Implementing High-Performance Reconfigurable FPGA Accelerators,” <i>Microprocessors and Microsystems</i>, vol. 36, no. 2, pp. 110–126, 2012, doi: <a href=\"https://doi.org/10.1016/j.micpro.2011.04.002\">10.1016/j.micpro.2011.04.002</a>.","chicago":"Schumacher, Tobias, Christian Plessl, and Marco Platzner. “IMORC: An Infrastructure and Architecture Template for Implementing High-Performance Reconfigurable FPGA Accelerators.” <i>Microprocessors and Microsystems</i> 36, no. 2 (2012): 110–26. <a href=\"https://doi.org/10.1016/j.micpro.2011.04.002\">https://doi.org/10.1016/j.micpro.2011.04.002</a>.","ama":"Schumacher T, Plessl C, Platzner M. IMORC: An Infrastructure and Architecture Template for Implementing High-Performance Reconfigurable FPGA Accelerators. <i>Microprocessors and Microsystems</i>. 2012;36(2):110-126. doi:<a href=\"https://doi.org/10.1016/j.micpro.2011.04.002\">10.1016/j.micpro.2011.04.002</a>","short":"T. Schumacher, C. Plessl, M. Platzner, Microprocessors and Microsystems 36 (2012) 110–126.","bibtex":"@article{Schumacher_Plessl_Platzner_2012, title={IMORC: An Infrastructure and Architecture Template for Implementing High-Performance Reconfigurable FPGA Accelerators}, volume={36}, DOI={<a href=\"https://doi.org/10.1016/j.micpro.2011.04.002\">10.1016/j.micpro.2011.04.002</a>}, number={2}, journal={Microprocessors and Microsystems}, author={Schumacher, Tobias and Plessl, Christian and Platzner, Marco}, year={2012}, pages={110–126} }","mla":"Schumacher, Tobias, et al. “IMORC: An Infrastructure and Architecture Template for Implementing High-Performance Reconfigurable FPGA Accelerators.” <i>Microprocessors and Microsystems</i>, vol. 36, no. 2, 2012, pp. 110–26, doi:<a href=\"https://doi.org/10.1016/j.micpro.2011.04.002\">10.1016/j.micpro.2011.04.002</a>.","apa":"Schumacher, T., Plessl, C., &#38; Platzner, M. (2012). IMORC: An Infrastructure and Architecture Template for Implementing High-Performance Reconfigurable FPGA Accelerators. <i>Microprocessors and Microsystems</i>, <i>36</i>(2), 110–126. <a href=\"https://doi.org/10.1016/j.micpro.2011.04.002\">https://doi.org/10.1016/j.micpro.2011.04.002</a>"},"date_updated":"2023-09-26T13:39:30Z","volume":36,"date_created":"2018-03-29T15:12:38Z","author":[{"full_name":"Schumacher, Tobias","last_name":"Schumacher","first_name":"Tobias"},{"last_name":"Plessl","orcid":"0000-0001-5728-9982","full_name":"Plessl, Christian","id":"16153","first_name":"Christian"},{"last_name":"Platzner","full_name":"Platzner, Marco","id":"398","first_name":"Marco"}],"title":"IMORC: An Infrastructure and Architecture Template for Implementing High-Performance Reconfigurable FPGA Accelerators","doi":"10.1016/j.micpro.2011.04.002"},{"file":[{"content_type":"application/pdf","success":1,"relation":"main_file","date_updated":"2018-03-15T08:14:17Z","creator":"florida","date_created":"2018-03-15T08:14:17Z","file_size":146789,"access_level":"closed","file_name":"609-happe12_fpl_awareness.pdf","file_id":"1249"}],"status":"public","abstract":[{"lang":"eng","text":"Today's design and operation principles and methods do not scale well with future reconfigurable computing systems due to an increased complexity in system architectures and applications, run-time dynamics and corresponding requirements. Hence, novel design and operation principles and methods are needed that possibly break drastically with the static ones we have built into our systems and the fixed abstraction layers we have cherished over the last decades. Thus, we propose a HW/SW platform that collects and maintains information about its state and progress which enables the system to reason about its behavior (self-awareness) and utilizes its knowledge to effectively and autonomously adapt its behavior to changing requirements (self-expression).To enable self-awareness, our compute nodes collect information using a variety of sensors, i.e. performance counters and thermal diodes, and use internal self-awareness models that process these information. For self-awareness, on-line learning is crucial such that the node learns and continuously updates its models at run-time to react to changing conditions. To enable self-expression, we break with the classic design-time abstraction layers of hardware, operating system and software. In contrast, our system is able to vertically migrate functionalities between the layers at run-time to exploit trade-offs between abstraction and optimization.This paper presents a heterogeneous multi-core architecture, that enables self-awareness and self-expression, an operating system for our proposed hardware/software platform and a novel self-expression method."}],"type":"conference","publication":"Proceedings of the Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS)","language":[{"iso":"eng"}],"file_date_updated":"2018-03-15T08:14:17Z","ddc":["040"],"user_id":"15278","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"project":[{"grant_number":"160364472","name":"SFB 901","_id":"1"},{"grant_number":"160364472","_id":"14","name":"SFB 901 - Subprojekt C2"},{"_id":"4","name":"SFB 901 - Project Area C"},{"name":"Engineering Proprioception in Computing Systems","_id":"31","grant_number":"257906"}],"_id":"609","citation":{"apa":"Happe, M., Agne, A., Plessl, C., &#38; Platzner, M. (2012). Hardware/Software Platform for Self-aware Compute Nodes. <i>Proceedings of the Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS)</i>, 8–9.","short":"M. Happe, A. Agne, C. Plessl, M. Platzner, in: Proceedings of the Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS), 2012, pp. 8–9.","bibtex":"@inproceedings{Happe_Agne_Plessl_Platzner_2012, title={Hardware/Software Platform for Self-aware Compute Nodes}, booktitle={Proceedings of the Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS)}, author={Happe, Markus and Agne, Andreas and Plessl, Christian and Platzner, Marco}, year={2012}, pages={8–9} }","mla":"Happe, Markus, et al. “Hardware/Software Platform for Self-Aware Compute Nodes.” <i>Proceedings of the Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS)</i>, 2012, pp. 8–9.","ama":"Happe M, Agne A, Plessl C, Platzner M. Hardware/Software Platform for Self-aware Compute Nodes. In: <i>Proceedings of the Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS)</i>. ; 2012:8-9.","chicago":"Happe, Markus, Andreas Agne, Christian Plessl, and Marco Platzner. “Hardware/Software Platform for Self-Aware Compute Nodes.” In <i>Proceedings of the Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS)</i>, 8–9, 2012.","ieee":"M. Happe, A. Agne, C. Plessl, and M. Platzner, “Hardware/Software Platform for Self-aware Compute Nodes,” in <i>Proceedings of the Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS)</i>, 2012, pp. 8–9."},"page":"8-9","year":"2012","has_accepted_license":"1","quality_controlled":"1","title":"Hardware/Software Platform for Self-aware Compute Nodes","date_created":"2017-10-17T12:42:50Z","author":[{"first_name":"Markus","last_name":"Happe","full_name":"Happe, Markus"},{"first_name":"Andreas","last_name":"Agne","full_name":"Agne, Andreas"},{"first_name":"Christian","full_name":"Plessl, Christian","id":"16153","orcid":"0000-0001-5728-9982","last_name":"Plessl"},{"first_name":"Marco","last_name":"Platzner","id":"398","full_name":"Platzner, Marco"}],"date_updated":"2023-09-26T13:41:36Z"},{"citation":{"chicago":"Kenter, Tobias, Christian Plessl, Marco Platzner, and Michael Kauschke. “Estimation and Partitioning for CPU-Accelerator Architectures.” In <i>Intel European Research and Innovation Conference</i>, 2011.","ieee":"T. Kenter, C. Plessl, M. Platzner, and M. Kauschke, “Estimation and Partitioning for CPU-Accelerator Architectures,” in <i>Intel European Research and Innovation Conference</i>, 2011.","ama":"Kenter T, Plessl C, Platzner M, Kauschke M. Estimation and Partitioning for CPU-Accelerator Architectures. In: <i>Intel European Research and Innovation Conference</i>. ; 2011.","apa":"Kenter, T., Plessl, C., Platzner, M., &#38; Kauschke, M. (2011). Estimation and Partitioning for CPU-Accelerator Architectures. In <i>Intel European Research and Innovation Conference</i>.","short":"T. Kenter, C. Plessl, M. Platzner, M. Kauschke, in: Intel European Research and Innovation Conference, 2011.","mla":"Kenter, Tobias, et al. “Estimation and Partitioning for CPU-Accelerator Architectures.” <i>Intel European Research and Innovation Conference</i>, 2011.","bibtex":"@inproceedings{Kenter_Plessl_Platzner_Kauschke_2011, title={Estimation and Partitioning for CPU-Accelerator Architectures}, booktitle={Intel European Research and Innovation Conference}, author={Kenter, Tobias and Plessl, Christian and Platzner, Marco and Kauschke, Michael}, year={2011} }"},"year":"2011","title":"Estimation and Partitioning for CPU-Accelerator Architectures","date_created":"2018-04-03T14:34:57Z","author":[{"first_name":"Tobias","id":"3145","full_name":"Kenter, Tobias","last_name":"Kenter"},{"first_name":"Christian","full_name":"Plessl, Christian","id":"16153","orcid":"0000-0001-5728-9982","last_name":"Plessl"},{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"},{"first_name":"Michael","last_name":"Kauschke","full_name":"Kauschke, Michael"}],"date_updated":"2022-01-06T06:55:19Z","status":"public","publication":"Intel European Research and Innovation Conference","type":"conference","keyword":["funding-intel"],"department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"user_id":"24135","_id":"2191"},{"title":"Hardware Virtualization on Dynamically Reconfigurable Embedded Processors","doi":"10.4018/978-1-60960-086-0","publisher":"IGI Global","date_updated":"2022-01-06T06:55:22Z","date_created":"2018-04-03T15:11:16Z","author":[{"last_name":"Plessl","orcid":"0000-0001-5728-9982","id":"16153","full_name":"Plessl, Christian","first_name":"Christian"},{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"}],"place":"Hershey, PA, USA","year":"2011","citation":{"ama":"Plessl C, Platzner M. Hardware Virtualization on Dynamically Reconfigurable Embedded Processors. In: Khalgui M, Hanisch H-M, eds. <i>Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility</i>. Hershey, PA, USA: IGI Global; 2011. doi:<a href=\"https://doi.org/10.4018/978-1-60960-086-0\">10.4018/978-1-60960-086-0</a>","chicago":"Plessl, Christian, and Marco Platzner. “Hardware Virtualization on Dynamically Reconfigurable Embedded Processors.” In <i>Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility</i>, edited by Mohamed Khalgui and Hans-Michael Hanisch. Hershey, PA, USA: IGI Global, 2011. <a href=\"https://doi.org/10.4018/978-1-60960-086-0\">https://doi.org/10.4018/978-1-60960-086-0</a>.","ieee":"C. Plessl and M. Platzner, “Hardware Virtualization on Dynamically Reconfigurable Embedded Processors,” in <i>Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility</i>, M. Khalgui and H.-M. Hanisch, Eds. Hershey, PA, USA: IGI Global, 2011.","short":"C. Plessl, M. Platzner, in: M. Khalgui, H.-M. Hanisch (Eds.), Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility, IGI Global, Hershey, PA, USA, 2011.","mla":"Plessl, Christian, and Marco Platzner. “Hardware Virtualization on Dynamically Reconfigurable Embedded Processors.” <i>Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility</i>, edited by Mohamed Khalgui and Hans-Michael Hanisch, IGI Global, 2011, doi:<a href=\"https://doi.org/10.4018/978-1-60960-086-0\">10.4018/978-1-60960-086-0</a>.","bibtex":"@inbook{Plessl_Platzner_2011, place={Hershey, PA, USA}, title={Hardware Virtualization on Dynamically Reconfigurable Embedded Processors}, DOI={<a href=\"https://doi.org/10.4018/978-1-60960-086-0\">10.4018/978-1-60960-086-0</a>}, booktitle={Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility}, publisher={IGI Global}, author={Plessl, Christian and Platzner, Marco}, editor={Khalgui, Mohamed and Hanisch, Hans-MichaelEditors}, year={2011} }","apa":"Plessl, C., &#38; Platzner, M. (2011). Hardware Virtualization on Dynamically Reconfigurable Embedded Processors. In M. Khalgui &#38; H.-M. Hanisch (Eds.), <i>Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility</i>. Hershey, PA, USA: IGI Global. <a href=\"https://doi.org/10.4018/978-1-60960-086-0\">https://doi.org/10.4018/978-1-60960-086-0</a>"},"publication_identifier":{"isbn":["978-1-60960-086-0"]},"_id":"2202","project":[{"grant_number":"257906","_id":"31","name":"Engineering Proprioception in Computing Systems"}],"department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"user_id":"24135","editor":[{"last_name":"Khalgui","full_name":"Khalgui, Mohamed","first_name":"Mohamed"},{"full_name":"Hanisch, Hans-Michael","last_name":"Hanisch","first_name":"Hans-Michael"}],"status":"public","publication":"Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility","type":"book_chapter"},{"status":"public","type":"conference","publication":"Proc. European Conf. on Parallel Processing (Euro-Par)","_id":"2204","user_id":"24135","series_title":"Lecture Notes in Computer Science (LNCS)","department":[{"_id":"27"},{"_id":"78"}],"place":"Berlin / Heidelberg","year":"2011","citation":{"ama":"Graf T, Lorenz U, Platzner M, Schaefers L. Parallel Monte-Carlo Tree Search for HPC Systems. In: <i>Proc. European Conf. on Parallel Processing (Euro-Par)</i>. Vol 6853. Lecture Notes in Computer Science (LNCS). Berlin / Heidelberg: Springer; 2011. doi:<a href=\"https://doi.org/10.1007/978-3-642-23397-5_36\">10.1007/978-3-642-23397-5_36</a>","ieee":"T. Graf, U. Lorenz, M. Platzner, and L. Schaefers, “Parallel Monte-Carlo Tree Search for HPC Systems,” in <i>Proc. European Conf. on Parallel Processing (Euro-Par)</i>, 2011, vol. 6853.","chicago":"Graf, Tobias, Ulf Lorenz, Marco Platzner, and Lars Schaefers. “Parallel Monte-Carlo Tree Search for HPC Systems.” In <i>Proc. European Conf. on Parallel Processing (Euro-Par)</i>, Vol. 6853. Lecture Notes in Computer Science (LNCS). Berlin / Heidelberg: Springer, 2011. <a href=\"https://doi.org/10.1007/978-3-642-23397-5_36\">https://doi.org/10.1007/978-3-642-23397-5_36</a>.","bibtex":"@inproceedings{Graf_Lorenz_Platzner_Schaefers_2011, place={Berlin / Heidelberg}, series={Lecture Notes in Computer Science (LNCS)}, title={Parallel Monte-Carlo Tree Search for HPC Systems}, volume={6853}, DOI={<a href=\"https://doi.org/10.1007/978-3-642-23397-5_36\">10.1007/978-3-642-23397-5_36</a>}, booktitle={Proc. European Conf. on Parallel Processing (Euro-Par)}, publisher={Springer}, author={Graf, Tobias and Lorenz, Ulf and Platzner, Marco and Schaefers, Lars}, year={2011}, collection={Lecture Notes in Computer Science (LNCS)} }","mla":"Graf, Tobias, et al. “Parallel Monte-Carlo Tree Search for HPC Systems.” <i>Proc. European Conf. on Parallel Processing (Euro-Par)</i>, vol. 6853, Springer, 2011, doi:<a href=\"https://doi.org/10.1007/978-3-642-23397-5_36\">10.1007/978-3-642-23397-5_36</a>.","short":"T. Graf, U. Lorenz, M. Platzner, L. Schaefers, in: Proc. European Conf. on Parallel Processing (Euro-Par), Springer, Berlin / Heidelberg, 2011.","apa":"Graf, T., Lorenz, U., Platzner, M., &#38; Schaefers, L. (2011). Parallel Monte-Carlo Tree Search for HPC Systems. In <i>Proc. European Conf. on Parallel Processing (Euro-Par)</i> (Vol. 6853). Berlin / Heidelberg: Springer. <a href=\"https://doi.org/10.1007/978-3-642-23397-5_36\">https://doi.org/10.1007/978-3-642-23397-5_36</a>"},"intvolume":"      6853","title":"Parallel Monte-Carlo Tree Search for HPC Systems","doi":"10.1007/978-3-642-23397-5_36","date_updated":"2022-01-06T06:55:23Z","publisher":"Springer","date_created":"2018-04-03T15:14:56Z","author":[{"last_name":"Graf","full_name":"Graf, Tobias","first_name":"Tobias"},{"first_name":"Ulf","last_name":"Lorenz","full_name":"Lorenz, Ulf"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"full_name":"Schaefers, Lars","last_name":"Schaefers","first_name":"Lars"}],"volume":6853},{"has_accepted_license":"1","citation":{"mla":"Drzevitzky, Stephanie, and Marco Platzner. “Achieving Hardware Security for Reconfigurable Systems on Chip by a Proof-Carrying Code Approach.” <i>Proceedings of the 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)</i>, 2011, pp. 58–65, doi:<a href=\"https://doi.org/10.1109/ReCoSoC.2011.5981499\">10.1109/ReCoSoC.2011.5981499</a>.","bibtex":"@inproceedings{Drzevitzky_Platzner_2011, title={Achieving Hardware Security for Reconfigurable Systems on Chip by a Proof-Carrying Code Approach}, DOI={<a href=\"https://doi.org/10.1109/ReCoSoC.2011.5981499\">10.1109/ReCoSoC.2011.5981499</a>}, booktitle={Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)}, author={Drzevitzky, Stephanie and Platzner, Marco}, year={2011}, pages={58–65} }","short":"S. Drzevitzky, M. Platzner, in: Proceedings of the 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), 2011, pp. 58–65.","apa":"Drzevitzky, S., &#38; Platzner, M. (2011). Achieving Hardware Security for Reconfigurable Systems on Chip by a Proof-Carrying Code Approach. In <i>Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)</i> (pp. 58–65). <a href=\"https://doi.org/10.1109/ReCoSoC.2011.5981499\">https://doi.org/10.1109/ReCoSoC.2011.5981499</a>","chicago":"Drzevitzky, Stephanie, and Marco Platzner. “Achieving Hardware Security for Reconfigurable Systems on Chip by a Proof-Carrying Code Approach.” In <i>Proceedings of the 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)</i>, 58–65, 2011. <a href=\"https://doi.org/10.1109/ReCoSoC.2011.5981499\">https://doi.org/10.1109/ReCoSoC.2011.5981499</a>.","ieee":"S. Drzevitzky and M. Platzner, “Achieving Hardware Security for Reconfigurable Systems on Chip by a Proof-Carrying Code Approach,” in <i>Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)</i>, 2011, pp. 58–65.","ama":"Drzevitzky S, Platzner M. Achieving Hardware Security for Reconfigurable Systems on Chip by a Proof-Carrying Code Approach. In: <i>Proceedings of the 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)</i>. ; 2011:58-65. doi:<a href=\"https://doi.org/10.1109/ReCoSoC.2011.5981499\">10.1109/ReCoSoC.2011.5981499</a>"},"page":"58-65","year":"2011","date_created":"2017-10-17T12:43:01Z","author":[{"full_name":"Drzevitzky, Stephanie","last_name":"Drzevitzky","first_name":"Stephanie"},{"first_name":"Marco","full_name":"Platzner, Marco","id":"398","last_name":"Platzner"}],"date_updated":"2022-01-06T07:03:14Z","doi":"10.1109/ReCoSoC.2011.5981499","title":"Achieving Hardware Security for Reconfigurable Systems on Chip by a Proof-Carrying Code Approach","type":"conference","publication":"Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC)","file":[{"content_type":"application/pdf","relation":"main_file","success":1,"date_created":"2018-03-14T13:40:48Z","creator":"florida","date_updated":"2018-03-14T13:40:48Z","file_id":"1214","file_name":"666-drzevitzky11_recosoc.pdf","access_level":"closed","file_size":666039}],"status":"public","abstract":[{"text":"Reconfigurable systems on chip are increasingly deployed in security and safety critical contexts. When downloading and configuring new hardware functions, we want to make sure that modules adhere to certain security specifications and do not, for example, contain hardware Trojans. As a possible approach to achieving hardware security we propose and demonstrate the concept of proof-carrying hardware, a concept inspired by previous work on proof-carrying code techniques in the software domain. In this paper, we discuss the hardware trust and threat models behind proof-carrying hardware and then present our experimental setup. We detail the employed open-source tool chain for the runtime verification of combinational equivalence and our bitstream format for an abstract FPGA architecture that allows us to experimentally validate the feasibility of our approach.","lang":"eng"}],"user_id":"477","department":[{"_id":"78"}],"project":[{"name":"SFB 901","_id":"1"},{"name":"SFB 901 - Subprojekt B4","_id":"12"},{"name":"SFB 901 - Project Area B","_id":"3"}],"_id":"666","language":[{"iso":"eng"}],"file_date_updated":"2018-03-14T13:40:48Z","ddc":["040"]},{"date_updated":"2022-01-06T06:50:49Z","_id":"10637","author":[{"first_name":"Alexander","last_name":"Boschmann","full_name":"Boschmann, Alexander"},{"first_name":"Paul","full_name":"Kaufmann, Paul","last_name":"Kaufmann"},{"first_name":"Marco","last_name":"Platzner","id":"398","full_name":"Platzner, Marco"}],"user_id":"3118","date_created":"2019-07-10T11:03:22Z","department":[{"_id":"78"}],"title":"Accurate gait phase detection using surface electromyographic signals and support vector machines","language":[{"iso":"eng"}],"type":"conference","publication":"Proc. IEEE Int. Conf. Bioinformatics and Biomedical Technology (ICBBT)","year":"2011","citation":{"chicago":"Boschmann, Alexander, Paul Kaufmann, and Marco Platzner. “Accurate Gait Phase Detection Using Surface Electromyographic Signals and Support Vector Machines.” In <i>Proc. IEEE Int. Conf. Bioinformatics and Biomedical Technology (ICBBT)</i>, 2011.","ieee":"A. Boschmann, P. Kaufmann, and M. Platzner, “Accurate gait phase detection using surface electromyographic signals and support vector machines,” in <i>Proc. IEEE Int. Conf. Bioinformatics and Biomedical Technology (ICBBT)</i>, 2011.","ama":"Boschmann A, Kaufmann P, Platzner M. Accurate gait phase detection using surface electromyographic signals and support vector machines. In: <i>Proc. IEEE Int. Conf. Bioinformatics and Biomedical Technology (ICBBT)</i>. ; 2011.","apa":"Boschmann, A., Kaufmann, P., &#38; Platzner, M. (2011). Accurate gait phase detection using surface electromyographic signals and support vector machines. In <i>Proc. IEEE Int. Conf. Bioinformatics and Biomedical Technology (ICBBT)</i>.","short":"A. Boschmann, P. Kaufmann, M. Platzner, in: Proc. IEEE Int. Conf. Bioinformatics and Biomedical Technology (ICBBT), 2011.","mla":"Boschmann, Alexander, et al. “Accurate Gait Phase Detection Using Surface Electromyographic Signals and Support Vector Machines.” <i>Proc. IEEE Int. Conf. Bioinformatics and Biomedical Technology (ICBBT)</i>, 2011.","bibtex":"@inproceedings{Boschmann_Kaufmann_Platzner_2011, title={Accurate gait phase detection using surface electromyographic signals and support vector machines}, booktitle={Proc. IEEE Int. Conf. Bioinformatics and Biomedical Technology (ICBBT)}, author={Boschmann, Alexander and Kaufmann, Paul and Platzner, Marco}, year={2011} }"},"status":"public"},{"user_id":"3118","author":[{"full_name":"Boschmann, Alexander","last_name":"Boschmann","first_name":"Alexander"},{"full_name":"Platzner, Marco","id":"398","last_name":"Platzner","first_name":"Marco"},{"first_name":"Michael","full_name":"Robrecht, Michael","last_name":"Robrecht"},{"full_name":"Hahn, Martin","last_name":"Hahn","first_name":"Martin"},{"full_name":"Winkler, Michael","last_name":"Winkler","first_name":"Michael"}],"date_created":"2019-07-10T11:03:24Z","department":[{"_id":"78"}],"date_updated":"2022-01-06T06:50:49Z","_id":"10638","language":[{"iso":"eng"}],"title":"Development of a pattern recognition-based myoelectric transhumeral prosthesis with multifunctional simultaneous control using a model-driven ppproach for mechatronic systems","type":"conference","publication":"Proc. MyoElectric Controls Symposium (MEC)","citation":{"ieee":"A. Boschmann, M. Platzner, M. Robrecht, M. Hahn, and M. Winkler, “Development of a pattern recognition-based myoelectric transhumeral prosthesis with multifunctional simultaneous control using a model-driven ppproach for mechatronic systems,” in <i>Proc. MyoElectric Controls Symposium (MEC)</i>, 2011.","chicago":"Boschmann, Alexander, Marco Platzner, Michael Robrecht, Martin Hahn, and Michael Winkler. “Development of a Pattern Recognition-Based Myoelectric Transhumeral Prosthesis with Multifunctional Simultaneous Control Using a Model-Driven Ppproach for Mechatronic Systems.” In <i>Proc. MyoElectric Controls Symposium (MEC)</i>, 2011.","ama":"Boschmann A, Platzner M, Robrecht M, Hahn M, Winkler M. Development of a pattern recognition-based myoelectric transhumeral prosthesis with multifunctional simultaneous control using a model-driven ppproach for mechatronic systems. In: <i>Proc. MyoElectric Controls Symposium (MEC)</i>. ; 2011.","mla":"Boschmann, Alexander, et al. “Development of a Pattern Recognition-Based Myoelectric Transhumeral Prosthesis with Multifunctional Simultaneous Control Using a Model-Driven Ppproach for Mechatronic Systems.” <i>Proc. MyoElectric Controls Symposium (MEC)</i>, 2011.","short":"A. Boschmann, M. Platzner, M. Robrecht, M. Hahn, M. Winkler, in: Proc. MyoElectric Controls Symposium (MEC), 2011.","bibtex":"@inproceedings{Boschmann_Platzner_Robrecht_Hahn_Winkler_2011, title={Development of a pattern recognition-based myoelectric transhumeral prosthesis with multifunctional simultaneous control using a model-driven ppproach for mechatronic systems}, booktitle={Proc. MyoElectric Controls Symposium (MEC)}, author={Boschmann, Alexander and Platzner, Marco and Robrecht, Michael and Hahn, Martin and Winkler, Michael}, year={2011} }","apa":"Boschmann, A., Platzner, M., Robrecht, M., Hahn, M., &#38; Winkler, M. (2011). Development of a pattern recognition-based myoelectric transhumeral prosthesis with multifunctional simultaneous control using a model-driven ppproach for mechatronic systems. In <i>Proc. MyoElectric Controls Symposium (MEC)</i>."},"status":"public","year":"2011"},{"publication":"Organic Computing---A Paradigm Shift for Complex Systems","type":"book_chapter","status":"public","editor":[{"full_name":"Müller-Schloer, Christian","last_name":"Müller-Schloer","first_name":"Christian"},{"first_name":"Hartmut","last_name":"Schmeck","full_name":"Schmeck, Hartmut"},{"full_name":"Ungerer, Theo","last_name":"Ungerer","first_name":"Theo"}],"department":[{"_id":"78"}],"series_title":"Autonomic Systems","user_id":"3118","_id":"10687","language":[{"iso":"eng"}],"intvolume":"         1","page":"193-206","citation":{"ama":"Kaufmann P, Platzner M. Multi-objective Intrinsic Evolution of Embedded Systems. In: Müller-Schloer C, Schmeck H, Ungerer T, eds. <i>Organic Computing---A Paradigm Shift for Complex Systems</i>. Vol 1. Autonomic Systems. Springer Basel; 2011:193-206.","ieee":"P. Kaufmann and M. Platzner, “Multi-objective Intrinsic Evolution of Embedded Systems,” in <i>Organic Computing---A Paradigm Shift for Complex Systems</i>, vol. 1, C. Müller-Schloer, H. Schmeck, and T. Ungerer, Eds. Springer Basel, 2011, pp. 193–206.","chicago":"Kaufmann, Paul, and Marco Platzner. “Multi-Objective Intrinsic Evolution of Embedded Systems.” In <i>Organic Computing---A Paradigm Shift for Complex Systems</i>, edited by Christian Müller-Schloer, Hartmut Schmeck, and Theo Ungerer, 1:193–206. Autonomic Systems. Springer Basel, 2011.","apa":"Kaufmann, P., &#38; Platzner, M. (2011). Multi-objective Intrinsic Evolution of Embedded Systems. In C. Müller-Schloer, H. Schmeck, &#38; T. Ungerer (Eds.), <i>Organic Computing---A Paradigm Shift for Complex Systems</i> (Vol. 1, pp. 193–206). Springer Basel.","short":"P. Kaufmann, M. Platzner, in: C. Müller-Schloer, H. Schmeck, T. Ungerer (Eds.), Organic Computing---A Paradigm Shift for Complex Systems, Springer Basel, 2011, pp. 193–206.","mla":"Kaufmann, Paul, and Marco Platzner. “Multi-Objective Intrinsic Evolution of Embedded Systems.” <i>Organic Computing---A Paradigm Shift for Complex Systems</i>, edited by Christian Müller-Schloer et al., vol. 1, Springer Basel, 2011, pp. 193–206.","bibtex":"@inbook{Kaufmann_Platzner_2011, series={Autonomic Systems}, title={Multi-objective Intrinsic Evolution of Embedded Systems}, volume={1}, booktitle={Organic Computing---A Paradigm Shift for Complex Systems}, publisher={Springer Basel}, author={Kaufmann, Paul and Platzner, Marco}, editor={Müller-Schloer, Christian and Schmeck, Hartmut and Ungerer, TheoEditors}, year={2011}, pages={193–206}, collection={Autonomic Systems} }"},"year":"2011","volume":1,"date_created":"2019-07-10T11:28:12Z","author":[{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"},{"first_name":"Marco","last_name":"Platzner","id":"398","full_name":"Platzner, Marco"}],"date_updated":"2022-01-06T06:50:49Z","publisher":"Springer Basel","title":"Multi-objective Intrinsic Evolution of Embedded Systems"},{"date_updated":"2022-01-06T06:50:50Z","publisher":"Springer Berlin Heidelberg","date_created":"2019-07-10T11:59:35Z","author":[{"first_name":"Lukas","last_name":"Sekanina","full_name":"Sekanina, Lukas"},{"last_name":"Walker","full_name":"Walker, James Alfred","first_name":"James Alfred"},{"first_name":"Paul","full_name":"Kaufmann, Paul","last_name":"Kaufmann"},{"first_name":"Christian","full_name":"Plessl, Christian","id":"16153","orcid":"0000-0001-5728-9982","last_name":"Plessl"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"}],"title":"Evolution of Electronic Circuits","year":"2011","citation":{"ama":"Sekanina L, Walker JA, Kaufmann P, Plessl C, Platzner M. Evolution of Electronic Circuits. In: <i>Cartesian Genetic Programming</i>. Natural Computing Series. Springer Berlin Heidelberg; 2011:125-179.","ieee":"L. Sekanina, J. A. Walker, P. Kaufmann, C. Plessl, and M. Platzner, “Evolution of Electronic Circuits,” in <i>Cartesian Genetic Programming</i>, Springer Berlin Heidelberg, 2011, pp. 125–179.","chicago":"Sekanina, Lukas, James Alfred Walker, Paul Kaufmann, Christian Plessl, and Marco Platzner. “Evolution of Electronic Circuits.” In <i>Cartesian Genetic Programming</i>, 125–79. Natural Computing Series. Springer Berlin Heidelberg, 2011.","apa":"Sekanina, L., Walker, J. A., Kaufmann, P., Plessl, C., &#38; Platzner, M. (2011). Evolution of Electronic Circuits. In <i>Cartesian Genetic Programming</i> (pp. 125–179). Springer Berlin Heidelberg.","bibtex":"@inbook{Sekanina_Walker_Kaufmann_Plessl_Platzner_2011, series={Natural Computing Series}, title={Evolution of Electronic Circuits}, booktitle={Cartesian Genetic Programming}, publisher={Springer Berlin Heidelberg}, author={Sekanina, Lukas and Walker, James Alfred and Kaufmann, Paul and Plessl, Christian and Platzner, Marco}, year={2011}, pages={125–179}, collection={Natural Computing Series} }","mla":"Sekanina, Lukas, et al. “Evolution of Electronic Circuits.” <i>Cartesian Genetic Programming</i>, Springer Berlin Heidelberg, 2011, pp. 125–79.","short":"L. Sekanina, J.A. Walker, P. Kaufmann, C. Plessl, M. Platzner, in: Cartesian Genetic Programming, Springer Berlin Heidelberg, 2011, pp. 125–179."},"page":"125-179","_id":"10737","series_title":"Natural Computing Series","user_id":"3118","department":[{"_id":"78"},{"_id":"518"}],"language":[{"iso":"eng"}],"type":"book_chapter","publication":"Cartesian Genetic Programming","status":"public"},{"language":[{"iso":"eng"}],"series_title":"Natural Computing Series","user_id":"3118","department":[{"_id":"78"}],"_id":"10748","status":"public","type":"book_chapter","publication":"Cartesian Genetic Programming","title":"Problem Decomposition in Cartesian Genetic Programming","date_created":"2019-07-10T12:02:57Z","author":[{"last_name":"Walker","full_name":"Walker, James Alfred","first_name":"James Alfred"},{"first_name":"Julian F.","last_name":"Miller","full_name":"Miller, Julian F."},{"first_name":"Paul","full_name":"Kaufmann, Paul","last_name":"Kaufmann"},{"last_name":"Platzner","full_name":"Platzner, Marco","id":"398","first_name":"Marco"}],"date_updated":"2022-01-06T06:50:50Z","publisher":"Springer Berlin Heidelberg","citation":{"ama":"Walker JA, Miller JF, Kaufmann P, Platzner M. Problem Decomposition in Cartesian Genetic Programming. In: <i>Cartesian Genetic Programming</i>. Natural Computing Series. Springer Berlin Heidelberg; 2011:35-99.","ieee":"J. A. Walker, J. F. Miller, P. Kaufmann, and M. Platzner, “Problem Decomposition in Cartesian Genetic Programming,” in <i>Cartesian Genetic Programming</i>, Springer Berlin Heidelberg, 2011, pp. 35–99.","chicago":"Walker, James Alfred, Julian F. Miller, Paul Kaufmann, and Marco Platzner. “Problem Decomposition in Cartesian Genetic Programming.” In <i>Cartesian Genetic Programming</i>, 35–99. Natural Computing Series. Springer Berlin Heidelberg, 2011.","apa":"Walker, J. A., Miller, J. F., Kaufmann, P., &#38; Platzner, M. (2011). Problem Decomposition in Cartesian Genetic Programming. In <i>Cartesian Genetic Programming</i> (pp. 35–99). Springer Berlin Heidelberg.","bibtex":"@inbook{Walker_Miller_Kaufmann_Platzner_2011, series={Natural Computing Series}, title={Problem Decomposition in Cartesian Genetic Programming}, booktitle={Cartesian Genetic Programming}, publisher={Springer Berlin Heidelberg}, author={Walker, James Alfred and Miller, Julian F. and Kaufmann, Paul and Platzner, Marco}, year={2011}, pages={35–99}, collection={Natural Computing Series} }","short":"J.A. Walker, J.F. Miller, P. Kaufmann, M. Platzner, in: Cartesian Genetic Programming, Springer Berlin Heidelberg, 2011, pp. 35–99.","mla":"Walker, James Alfred, et al. “Problem Decomposition in Cartesian Genetic Programming.” <i>Cartesian Genetic Programming</i>, Springer Berlin Heidelberg, 2011, pp. 35–99."},"page":"35-99","year":"2011"},{"language":[{"iso":"eng"}],"_id":"13643","user_id":"398","department":[{"_id":"78"}],"status":"public","type":"conference","publication":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)","title":"Memory Virtualization for Multithreaded Reconfigurable Hardware","doi":"10.1109/fpl.2011.42","date_updated":"2022-01-06T06:51:40Z","publisher":"IEEE","author":[{"first_name":"Andreas","full_name":"Agne, Andreas","last_name":"Agne"},{"first_name":"Marco","last_name":"Platzner","id":"398","full_name":"Platzner, Marco"},{"first_name":"Enno","last_name":"Lübbers","full_name":"Lübbers, Enno"}],"date_created":"2019-10-04T22:42:51Z","year":"2011","citation":{"ieee":"A. Agne, M. Platzner, and E. Lübbers, “Memory Virtualization for Multithreaded Reconfigurable Hardware,” in <i>Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)</i>, 2011, pp. 185–188.","chicago":"Agne, Andreas, Marco Platzner, and Enno Lübbers. “Memory Virtualization for Multithreaded Reconfigurable Hardware.” In <i>Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)</i>, 185–88. IEEE, 2011. <a href=\"https://doi.org/10.1109/fpl.2011.42\">https://doi.org/10.1109/fpl.2011.42</a>.","ama":"Agne A, Platzner M, Lübbers E. Memory Virtualization for Multithreaded Reconfigurable Hardware. In: <i>Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE; 2011:185-188. doi:<a href=\"https://doi.org/10.1109/fpl.2011.42\">10.1109/fpl.2011.42</a>","bibtex":"@inproceedings{Agne_Platzner_Lübbers_2011, title={Memory Virtualization for Multithreaded Reconfigurable Hardware}, DOI={<a href=\"https://doi.org/10.1109/fpl.2011.42\">10.1109/fpl.2011.42</a>}, booktitle={Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)}, publisher={IEEE}, author={Agne, Andreas and Platzner, Marco and Lübbers, Enno}, year={2011}, pages={185–188} }","mla":"Agne, Andreas, et al. “Memory Virtualization for Multithreaded Reconfigurable Hardware.” <i>Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)</i>, IEEE, 2011, pp. 185–88, doi:<a href=\"https://doi.org/10.1109/fpl.2011.42\">10.1109/fpl.2011.42</a>.","short":"A. Agne, M. Platzner, E. Lübbers, in: Proceedings of the International Conference on Field Programmable Logic and Applications (FPL), IEEE, 2011, pp. 185–188.","apa":"Agne, A., Platzner, M., &#38; Lübbers, E. (2011). Memory Virtualization for Multithreaded Reconfigurable Hardware. In <i>Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)</i> (pp. 185–188). IEEE. <a href=\"https://doi.org/10.1109/fpl.2011.42\">https://doi.org/10.1109/fpl.2011.42</a>"},"page":"185-188","publication_status":"published","publication_identifier":{"isbn":["9781457714849"]}},{"keyword":["design space exploration","LLVM","partitioning","performance","estimation","funding-intel"],"language":[{"iso":"eng"}],"_id":"2200","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"user_id":"15278","status":"public","publication":"Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)","type":"conference","title":"Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures","doi":"10.1145/1950413.1950448","publisher":"ACM","date_updated":"2023-09-26T13:45:04Z","date_created":"2018-04-03T15:08:13Z","author":[{"first_name":"Tobias","last_name":"Kenter","id":"3145","full_name":"Kenter, Tobias"},{"first_name":"Marco","full_name":"Platzner, Marco","id":"398","last_name":"Platzner"},{"first_name":"Christian","last_name":"Plessl","orcid":"0000-0001-5728-9982","id":"16153","full_name":"Plessl, Christian"},{"last_name":"Kauschke","full_name":"Kauschke, Michael","first_name":"Michael"}],"place":"New York, NY, USA","year":"2011","page":"177-180","citation":{"chicago":"Kenter, Tobias, Marco Platzner, Christian Plessl, and Michael Kauschke. “Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures.” In <i>Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)</i>, 177–80. New York, NY, USA: ACM, 2011. <a href=\"https://doi.org/10.1145/1950413.1950448\">https://doi.org/10.1145/1950413.1950448</a>.","ieee":"T. Kenter, M. Platzner, C. Plessl, and M. Kauschke, “Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures,” in <i>Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)</i>, 2011, pp. 177–180, doi: <a href=\"https://doi.org/10.1145/1950413.1950448\">10.1145/1950413.1950448</a>.","ama":"Kenter T, Platzner M, Plessl C, Kauschke M. Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures. In: <i>Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)</i>. ACM; 2011:177-180. doi:<a href=\"https://doi.org/10.1145/1950413.1950448\">10.1145/1950413.1950448</a>","short":"T. Kenter, M. Platzner, C. Plessl, M. Kauschke, in: Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA), ACM, New York, NY, USA, 2011, pp. 177–180.","bibtex":"@inproceedings{Kenter_Platzner_Plessl_Kauschke_2011, place={New York, NY, USA}, title={Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures}, DOI={<a href=\"https://doi.org/10.1145/1950413.1950448\">10.1145/1950413.1950448</a>}, booktitle={Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)}, publisher={ACM}, author={Kenter, Tobias and Platzner, Marco and Plessl, Christian and Kauschke, Michael}, year={2011}, pages={177–180} }","mla":"Kenter, Tobias, et al. “Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures.” <i>Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)</i>, ACM, 2011, pp. 177–80, doi:<a href=\"https://doi.org/10.1145/1950413.1950448\">10.1145/1950413.1950448</a>.","apa":"Kenter, T., Platzner, M., Plessl, C., &#38; Kauschke, M. (2011). Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures. <i>Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)</i>, 177–180. <a href=\"https://doi.org/10.1145/1950413.1950448\">https://doi.org/10.1145/1950413.1950448</a>"},"publication_identifier":{"isbn":["978-1-4503-0554-9"]},"quality_controlled":"1"},{"status":"public","publication":"Int. Journal of Recon- figurable Computing (IJRC)","type":"journal_article","keyword":["funding-altera"],"language":[{"iso":"eng"}],"_id":"2201","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"user_id":"15278","year":"2011","citation":{"short":"T. Schumacher, T. Süß, C. Plessl, M. Platzner, Int. Journal of Recon- Figurable Computing (IJRC) (2011).","mla":"Schumacher, Tobias, et al. “FPGA Acceleration of Communication-Bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study.” <i>Int. Journal of Recon- Figurable Computing (IJRC)</i>, Hindawi Publishing Corp., 2011, doi:<a href=\"https://doi.org/10.1155/2011/760954\">10.1155/2011/760954</a>.","bibtex":"@article{Schumacher_Süß_Plessl_Platzner_2011, title={FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study}, DOI={<a href=\"https://doi.org/10.1155/2011/760954\">10.1155/2011/760954</a>}, journal={Int. Journal of Recon- figurable Computing (IJRC)}, publisher={Hindawi Publishing Corp.}, author={Schumacher, Tobias and Süß, Tim and Plessl, Christian and Platzner, Marco}, year={2011} }","apa":"Schumacher, T., Süß, T., Plessl, C., &#38; Platzner, M. (2011). FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study. <i>Int. Journal of Recon- Figurable Computing (IJRC)</i>. <a href=\"https://doi.org/10.1155/2011/760954\">https://doi.org/10.1155/2011/760954</a>","ieee":"T. Schumacher, T. Süß, C. Plessl, and M. Platzner, “FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study,” <i>Int. Journal of Recon- figurable Computing (IJRC)</i>, 2011, doi: <a href=\"https://doi.org/10.1155/2011/760954\">10.1155/2011/760954</a>.","chicago":"Schumacher, Tobias, Tim Süß, Christian Plessl, and Marco Platzner. “FPGA Acceleration of Communication-Bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study.” <i>Int. Journal of Recon- Figurable Computing (IJRC)</i>, 2011. <a href=\"https://doi.org/10.1155/2011/760954\">https://doi.org/10.1155/2011/760954</a>.","ama":"Schumacher T, Süß T, Plessl C, Platzner M. FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study. <i>Int Journal of Recon- figurable Computing (IJRC)</i>. Published online 2011. doi:<a href=\"https://doi.org/10.1155/2011/760954\">10.1155/2011/760954</a>"},"quality_controlled":"1","title":"FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study","doi":"10.1155/2011/760954","publisher":"Hindawi Publishing Corp.","date_updated":"2023-09-26T13:45:46Z","date_created":"2018-04-03T15:09:49Z","author":[{"full_name":"Schumacher, Tobias","last_name":"Schumacher","first_name":"Tobias"},{"full_name":"Süß, Tim","last_name":"Süß","first_name":"Tim"},{"first_name":"Christian","id":"16153","full_name":"Plessl, Christian","orcid":"0000-0001-5728-9982","last_name":"Plessl"},{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"}]},{"publication":"Proceedings of the FSE/SDP workshop on Future of software engineering research - FoSER '10","type":"conference","status":"public","_id":"2994","department":[{"_id":"64"}],"user_id":"25078","publication_identifier":{"isbn":["9781450304276"]},"publication_status":"published","year":"2010","citation":{"chicago":"Schäfer, Wilhelm, Ansgar Trächtler, Mauro Birattari, Johannes Blömer, Marco Dorigo, Gregor Engels, Rehan O’Grady, Marco Platzner, Franz Rammig, and Wolfgang Reif. “Engineering Self-Coordinating Software Intensive Systems.” In <i>Proceedings of the FSE/SDP Workshop on Future of Software Engineering Research - FoSER ’10</i>. ACM Press, 2010. <a href=\"https://doi.org/10.1145/1882362.1882428\">https://doi.org/10.1145/1882362.1882428</a>.","ieee":"W. Schäfer <i>et al.</i>, “Engineering self-coordinating software intensive systems,” in <i>Proceedings of the FSE/SDP workshop on Future of software engineering research - FoSER ’10</i>, 2010.","ama":"Schäfer W, Trächtler A, Birattari M, et al. Engineering self-coordinating software intensive systems. In: <i>Proceedings of the FSE/SDP Workshop on Future of Software Engineering Research - FoSER ’10</i>. ACM Press; 2010. doi:<a href=\"https://doi.org/10.1145/1882362.1882428\">10.1145/1882362.1882428</a>","mla":"Schäfer, Wilhelm, et al. “Engineering Self-Coordinating Software Intensive Systems.” <i>Proceedings of the FSE/SDP Workshop on Future of Software Engineering Research - FoSER ’10</i>, ACM Press, 2010, doi:<a href=\"https://doi.org/10.1145/1882362.1882428\">10.1145/1882362.1882428</a>.","bibtex":"@inproceedings{Schäfer_Trächtler_Birattari_Blömer_Dorigo_Engels_O’Grady_Platzner_Rammig_Reif_2010, title={Engineering self-coordinating software intensive systems}, DOI={<a href=\"https://doi.org/10.1145/1882362.1882428\">10.1145/1882362.1882428</a>}, booktitle={Proceedings of the FSE/SDP workshop on Future of software engineering research - FoSER ’10}, publisher={ACM Press}, author={Schäfer, Wilhelm and Trächtler, Ansgar and Birattari, Mauro and Blömer, Johannes and Dorigo, Marco and Engels, Gregor and O’Grady, Rehan and Platzner, Marco and Rammig, Franz and Reif, Wolfgang}, year={2010} }","short":"W. Schäfer, A. Trächtler, M. Birattari, J. Blömer, M. Dorigo, G. Engels, R. O’Grady, M. Platzner, F. Rammig, W. Reif, in: Proceedings of the FSE/SDP Workshop on Future of Software Engineering Research - FoSER ’10, ACM Press, 2010.","apa":"Schäfer, W., Trächtler, A., Birattari, M., Blömer, J., Dorigo, M., Engels, G., … Reif, W. (2010). Engineering self-coordinating software intensive systems. In <i>Proceedings of the FSE/SDP workshop on Future of software engineering research - FoSER ’10</i>. ACM Press. <a href=\"https://doi.org/10.1145/1882362.1882428\">https://doi.org/10.1145/1882362.1882428</a>"},"publisher":"ACM Press","date_updated":"2022-01-06T06:58:50Z","date_created":"2018-06-05T08:03:49Z","author":[{"full_name":"Schäfer, Wilhelm","last_name":"Schäfer","first_name":"Wilhelm"},{"first_name":"Ansgar","last_name":"Trächtler","full_name":"Trächtler, Ansgar"},{"first_name":"Mauro","full_name":"Birattari, Mauro","last_name":"Birattari"},{"last_name":"Blömer","full_name":"Blömer, Johannes","id":"23","first_name":"Johannes"},{"first_name":"Marco","last_name":"Dorigo","full_name":"Dorigo, Marco"},{"first_name":"Gregor","last_name":"Engels","full_name":"Engels, Gregor","id":"107"},{"last_name":"O'Grady","full_name":"O'Grady, Rehan","first_name":"Rehan"},{"full_name":"Platzner, Marco","id":"398","last_name":"Platzner","first_name":"Marco"},{"first_name":"Franz","full_name":"Rammig, Franz","last_name":"Rammig"},{"full_name":"Reif, Wolfgang","last_name":"Reif","first_name":"Wolfgang"}],"title":"Engineering self-coordinating software intensive systems","doi":"10.1145/1882362.1882428"}]