[{"language":[{"iso":"eng"}],"_id":"10633","user_id":"3118","department":[{"_id":"78"}],"status":"public","type":"conference","publication":"Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)","title":"Towards robust HD EMG pattern recognition: Reducing electrode displacement effect using structural similarity","date_updated":"2022-01-06T06:50:49Z","date_created":"2019-07-10T11:02:59Z","author":[{"first_name":"Alexander","full_name":"Boschmann, Alexander","last_name":"Boschmann"},{"full_name":"Platzner, Marco","id":"398","last_name":"Platzner","first_name":"Marco"}],"year":"2014","citation":{"chicago":"Boschmann, Alexander, and Marco Platzner. “Towards Robust HD EMG Pattern Recognition: Reducing Electrode Displacement Effect Using Structural Similarity.” In <i>Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)</i>, 2014.","ieee":"A. Boschmann and M. Platzner, “Towards robust HD EMG pattern recognition: Reducing electrode displacement effect using structural similarity,” in <i>Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)</i>, 2014.","ama":"Boschmann A, Platzner M. Towards robust HD EMG pattern recognition: Reducing electrode displacement effect using structural similarity. In: <i>Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)</i>. ; 2014.","apa":"Boschmann, A., &#38; Platzner, M. (2014). Towards robust HD EMG pattern recognition: Reducing electrode displacement effect using structural similarity. In <i>Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)</i>.","short":"A. Boschmann, M. Platzner, in: Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC), 2014.","bibtex":"@inproceedings{Boschmann_Platzner_2014, title={Towards robust HD EMG pattern recognition: Reducing electrode displacement effect using structural similarity}, booktitle={Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)}, author={Boschmann, Alexander and Platzner, Marco}, year={2014} }","mla":"Boschmann, Alexander, and Marco Platzner. “Towards Robust HD EMG Pattern Recognition: Reducing Electrode Displacement Effect Using Structural Similarity.” <i>Proc. IEEE Int. Conf. Eng. Med. Biolog. (EMBC)</i>, 2014."}},{"title":"A Generalized Loop Accelerator Implemented as a Coarse-Grained Array","date_created":"2019-07-10T11:03:41Z","author":[{"full_name":"Brand, Marcel","last_name":"Brand","first_name":"Marcel"}],"publisher":"Paderborn University","date_updated":"2022-01-06T06:50:49Z","citation":{"ama":"Brand M. <i>A Generalized Loop Accelerator Implemented as a Coarse-Grained Array</i>. Paderborn University; 2014.","chicago":"Brand, Marcel. <i>A Generalized Loop Accelerator Implemented as a Coarse-Grained Array</i>. Paderborn University, 2014.","ieee":"M. Brand, <i>A Generalized Loop Accelerator Implemented as a Coarse-Grained Array</i>. Paderborn University, 2014.","mla":"Brand, Marcel. <i>A Generalized Loop Accelerator Implemented as a Coarse-Grained Array</i>. Paderborn University, 2014.","bibtex":"@book{Brand_2014, title={A Generalized Loop Accelerator Implemented as a Coarse-Grained Array}, publisher={Paderborn University}, author={Brand, Marcel}, year={2014} }","short":"M. Brand, A Generalized Loop Accelerator Implemented as a Coarse-Grained Array, Paderborn University, 2014.","apa":"Brand, M. (2014). <i>A Generalized Loop Accelerator Implemented as a Coarse-Grained Array</i>. Paderborn University."},"year":"2014","language":[{"iso":"eng"}],"user_id":"3118","department":[{"_id":"78"}],"_id":"10640","status":"public","type":"mastersthesis"},{"citation":{"ieee":"M. Damschen, <i>Easy-to-use-on-the-fly binary program acceleration on many-cores</i>. Paderborn University, 2014.","chicago":"Damschen, Marvin. <i>Easy-to-Use-on-the-Fly Binary Program Acceleration on Many-Cores</i>. Paderborn University, 2014.","ama":"Damschen M. <i>Easy-to-Use-on-the-Fly Binary Program Acceleration on Many-Cores</i>. Paderborn University; 2014.","bibtex":"@book{Damschen_2014, title={Easy-to-use-on-the-fly binary program acceleration on many-cores}, publisher={Paderborn University}, author={Damschen, Marvin}, year={2014} }","short":"M. Damschen, Easy-to-Use-on-the-Fly Binary Program Acceleration on Many-Cores, Paderborn University, 2014.","mla":"Damschen, Marvin. <i>Easy-to-Use-on-the-Fly Binary Program Acceleration on Many-Cores</i>. Paderborn University, 2014.","apa":"Damschen, M. (2014). <i>Easy-to-use-on-the-fly binary program acceleration on many-cores</i>. Paderborn University."},"year":"2014","title":"Easy-to-use-on-the-fly binary program acceleration on many-cores","date_created":"2019-07-10T11:08:47Z","author":[{"first_name":"Marvin","full_name":"Damschen, Marvin","last_name":"Damschen"}],"publisher":"Paderborn University","date_updated":"2022-01-06T06:50:49Z","status":"public","type":"mastersthesis","language":[{"iso":"eng"}],"department":[{"_id":"78"}],"user_id":"3118","_id":"10645"},{"publication":"IEEE Congress on Evolutionary Computation (CEC)","type":"conference","status":"public","citation":{"ama":"Glette K, Kaufmann P. Lookup Table Partial Reconfiguration for an Evolvable Hardware Classifier System. In: <i>IEEE Congress on Evolutionary Computation (CEC)</i>. ; 2014.","chicago":"Glette, Kyrre, and Paul Kaufmann. “Lookup Table Partial Reconfiguration for an Evolvable Hardware Classifier System.” In <i>IEEE Congress on Evolutionary Computation (CEC)</i>, 2014.","ieee":"K. Glette and P. Kaufmann, “Lookup Table Partial Reconfiguration for an Evolvable Hardware Classifier System,” in <i>IEEE Congress on Evolutionary Computation (CEC)</i>, 2014.","mla":"Glette, Kyrre, and Paul Kaufmann. “Lookup Table Partial Reconfiguration for an Evolvable Hardware Classifier System.” <i>IEEE Congress on Evolutionary Computation (CEC)</i>, 2014.","short":"K. Glette, P. Kaufmann, in: IEEE Congress on Evolutionary Computation (CEC), 2014.","bibtex":"@inproceedings{Glette_Kaufmann_2014, title={Lookup Table Partial Reconfiguration for an Evolvable Hardware Classifier System}, booktitle={IEEE Congress on Evolutionary Computation (CEC)}, author={Glette, Kyrre and Kaufmann, Paul}, year={2014} }","apa":"Glette, K., &#38; Kaufmann, P. (2014). Lookup Table Partial Reconfiguration for an Evolvable Hardware Classifier System. In <i>IEEE Congress on Evolutionary Computation (CEC)</i>."},"year":"2014","department":[{"_id":"78"}],"author":[{"full_name":"Glette, Kyrre","last_name":"Glette","first_name":"Kyrre"},{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"}],"date_created":"2019-07-10T11:13:14Z","user_id":"3118","_id":"10654","date_updated":"2022-01-06T06:50:49Z","title":"Lookup Table Partial Reconfiguration for an Evolvable Hardware Classifier System"},{"status":"public","type":"bachelorsthesis","language":[{"iso":"eng"}],"user_id":"3118","department":[{"_id":"78"}],"_id":"10665","citation":{"ama":"Hagedorn C. <i>Entwicklung Einer Codegrößenoptimierten Softwarebibliothek Für 8-Bit Mikrocontroller in Netzunabhängigen Notleuchten</i>. Paderborn University; 2014.","ieee":"C. Hagedorn, <i>Entwicklung einer codegrößenoptimierten Softwarebibliothek für 8-Bit Mikrocontroller in netzunabhängigen Notleuchten</i>. Paderborn University, 2014.","chicago":"Hagedorn, Christoph. <i>Entwicklung Einer Codegrößenoptimierten Softwarebibliothek Für 8-Bit Mikrocontroller in Netzunabhängigen Notleuchten</i>. Paderborn University, 2014.","short":"C. Hagedorn, Entwicklung Einer Codegrößenoptimierten Softwarebibliothek Für 8-Bit Mikrocontroller in Netzunabhängigen Notleuchten, Paderborn University, 2014.","bibtex":"@book{Hagedorn_2014, title={Entwicklung einer codegrößenoptimierten Softwarebibliothek für 8-Bit Mikrocontroller in netzunabhängigen Notleuchten}, publisher={Paderborn University}, author={Hagedorn, Christoph}, year={2014} }","mla":"Hagedorn, Christoph. <i>Entwicklung Einer Codegrößenoptimierten Softwarebibliothek Für 8-Bit Mikrocontroller in Netzunabhängigen Notleuchten</i>. Paderborn University, 2014.","apa":"Hagedorn, C. (2014). <i>Entwicklung einer codegrößenoptimierten Softwarebibliothek für 8-Bit Mikrocontroller in netzunabhängigen Notleuchten</i>. Paderborn University."},"year":"2014","title":"Entwicklung einer codegrößenoptimierten Softwarebibliothek für 8-Bit Mikrocontroller in netzunabhängigen Notleuchten","date_created":"2019-07-10T11:15:09Z","supervisor":[{"last_name":"Meisner","full_name":"Meisner, Sebastian","first_name":"Sebastian"}],"author":[{"first_name":"Christoph","last_name":"Hagedorn","full_name":"Hagedorn, Christoph"}],"publisher":"Paderborn University","date_updated":"2022-01-06T06:50:49Z"},{"language":[{"iso":"eng"}],"keyword":["Linux","hardware-software codesign","multiprocessing systems","parallel processing","LEON3 multicore platform","Linux kernel","PMU","hardware counters","hardware-software infrastructure","high performance embedded computing","perf_event","performance monitoring unit","Computer architecture","Hardware","Monitoring","Phasor measurement units","Radiation detectors","Registers","Software"],"user_id":"3118","department":[{"_id":"78"}],"project":[{"grant_number":"257906","name":"Engineering Proprioception in Computing Systems","_id":"31"}],"_id":"10674","status":"public","type":"conference","publication":"24th Intl. Conf. on Field Programmable Logic and Applications (FPL)","doi":"10.1109/FPL.2014.6927437","title":"A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms","date_created":"2019-07-10T11:18:01Z","author":[{"first_name":"Nam","last_name":"Ho","full_name":"Ho, Nam"},{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"}],"date_updated":"2022-01-06T06:50:49Z","citation":{"ama":"Ho N, Kaufmann P, Platzner M. A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms. In: <i>24th Intl. Conf. on Field Programmable Logic and Applications (FPL)</i>. ; 2014:1-4. doi:<a href=\"https://doi.org/10.1109/FPL.2014.6927437\">10.1109/FPL.2014.6927437</a>","ieee":"N. Ho, P. Kaufmann, and M. Platzner, “A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms,” in <i>24th Intl. Conf. on Field Programmable Logic and Applications (FPL)</i>, 2014, pp. 1–4.","chicago":"Ho, Nam, Paul Kaufmann, and Marco Platzner. “A Hardware/Software Infrastructure for Performance Monitoring on LEON3 Multicore Platforms.” In <i>24th Intl. Conf. on Field Programmable Logic and Applications (FPL)</i>, 1–4, 2014. <a href=\"https://doi.org/10.1109/FPL.2014.6927437\">https://doi.org/10.1109/FPL.2014.6927437</a>.","apa":"Ho, N., Kaufmann, P., &#38; Platzner, M. (2014). A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms. In <i>24th Intl. Conf. on Field Programmable Logic and Applications (FPL)</i> (pp. 1–4). <a href=\"https://doi.org/10.1109/FPL.2014.6927437\">https://doi.org/10.1109/FPL.2014.6927437</a>","short":"N. Ho, P. Kaufmann, M. Platzner, in: 24th Intl. Conf. on Field Programmable Logic and Applications (FPL), 2014, pp. 1–4.","mla":"Ho, Nam, et al. “A Hardware/Software Infrastructure for Performance Monitoring on LEON3 Multicore Platforms.” <i>24th Intl. Conf. on Field Programmable Logic and Applications (FPL)</i>, 2014, pp. 1–4, doi:<a href=\"https://doi.org/10.1109/FPL.2014.6927437\">10.1109/FPL.2014.6927437</a>.","bibtex":"@inproceedings{Ho_Kaufmann_Platzner_2014, title={A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms}, DOI={<a href=\"https://doi.org/10.1109/FPL.2014.6927437\">10.1109/FPL.2014.6927437</a>}, booktitle={24th Intl. Conf. on Field Programmable Logic and Applications (FPL)}, author={Ho, Nam and Kaufmann, Paul and Platzner, Marco}, year={2014}, pages={1–4} }"},"page":"1-4","year":"2014"},{"title":"Towards self-adaptive caches: A run-time reconfigurable multi-core infrastructure","doi":"10.1109/ICES.2014.7008719","date_updated":"2022-01-06T06:50:49Z","author":[{"first_name":"Nam","full_name":"Ho, Nam","last_name":"Ho"},{"first_name":"Paul","full_name":"Kaufmann, Paul","last_name":"Kaufmann"},{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"}],"date_created":"2019-07-10T11:23:00Z","year":"2014","citation":{"chicago":"Ho, Nam, Paul Kaufmann, and Marco Platzner. “Towards Self-Adaptive Caches: A Run-Time Reconfigurable Multi-Core Infrastructure.” In <i>2014 {IEEE} Intl. Conf. on Evolvable Systems (ICES)</i>, 31–37, 2014. <a href=\"https://doi.org/10.1109/ICES.2014.7008719\">https://doi.org/10.1109/ICES.2014.7008719</a>.","ieee":"N. Ho, P. Kaufmann, and M. Platzner, “Towards self-adaptive caches: A run-time reconfigurable multi-core infrastructure,” in <i>2014 {IEEE} Intl. Conf. on Evolvable Systems (ICES)</i>, 2014, pp. 31–37.","ama":"Ho N, Kaufmann P, Platzner M. Towards self-adaptive caches: A run-time reconfigurable multi-core infrastructure. In: <i>2014 {IEEE} Intl. Conf. on Evolvable Systems (ICES)</i>. ; 2014:31-37. doi:<a href=\"https://doi.org/10.1109/ICES.2014.7008719\">10.1109/ICES.2014.7008719</a>","mla":"Ho, Nam, et al. “Towards Self-Adaptive Caches: A Run-Time Reconfigurable Multi-Core Infrastructure.” <i>2014 {IEEE} Intl. Conf. on Evolvable Systems (ICES)</i>, 2014, pp. 31–37, doi:<a href=\"https://doi.org/10.1109/ICES.2014.7008719\">10.1109/ICES.2014.7008719</a>.","bibtex":"@inproceedings{Ho_Kaufmann_Platzner_2014, title={Towards self-adaptive caches: A run-time reconfigurable multi-core infrastructure}, DOI={<a href=\"https://doi.org/10.1109/ICES.2014.7008719\">10.1109/ICES.2014.7008719</a>}, booktitle={2014 {IEEE} Intl. Conf. on Evolvable Systems (ICES)}, author={Ho, Nam and Kaufmann, Paul and Platzner, Marco}, year={2014}, pages={31–37} }","short":"N. Ho, P. Kaufmann, M. Platzner, in: 2014 {IEEE} Intl. Conf. on Evolvable Systems (ICES), 2014, pp. 31–37.","apa":"Ho, N., Kaufmann, P., &#38; Platzner, M. (2014). Towards self-adaptive caches: A run-time reconfigurable multi-core infrastructure. In <i>2014 {IEEE} Intl. Conf. on Evolvable Systems (ICES)</i> (pp. 31–37). <a href=\"https://doi.org/10.1109/ICES.2014.7008719\">https://doi.org/10.1109/ICES.2014.7008719</a>"},"page":"31-37","keyword":["Linux","cache storage","embedded systems","granular computing","multiprocessing systems","reconfigurable architectures","Leon3 SPARe processor","custom logic events","evolvable-self-adaptable processor cache","fine granular profiling","integer unit events","measurement infrastructure","microarchitectural events","multicore embedded system","perf_event standard Linux performance measurement interface","processor properties","run-time reconfigurable memory-to-cache address mapping engine","run-time reconfigurable multicore infrastructure","split-level caching","Field programmable gate arrays","Frequency locked loops","Irrigation","Phasor measurement units","Registers","Weaving"],"language":[{"iso":"eng"}],"_id":"10677","user_id":"3118","department":[{"_id":"78"}],"status":"public","type":"conference","publication":"2014 {IEEE} Intl. Conf. on Evolvable Systems (ICES)"},{"type":"bachelorsthesis","status":"public","_id":"10679","department":[{"_id":"78"}],"user_id":"3118","language":[{"iso":"eng"}],"year":"2014","citation":{"apa":"König, F. (2014). <i>EMG-basierte simultane und proportionale Online-Steuerung einer virtuellen Prothese</i>. Paderborn University.","bibtex":"@book{König_2014, title={EMG-basierte simultane und proportionale Online-Steuerung einer virtuellen Prothese}, publisher={Paderborn University}, author={König, Fabian}, year={2014} }","mla":"König, Fabian. <i>EMG-Basierte Simultane Und Proportionale Online-Steuerung Einer Virtuellen Prothese</i>. Paderborn University, 2014.","short":"F. König, EMG-Basierte Simultane Und Proportionale Online-Steuerung Einer Virtuellen Prothese, Paderborn University, 2014.","ieee":"F. König, <i>EMG-basierte simultane und proportionale Online-Steuerung einer virtuellen Prothese</i>. Paderborn University, 2014.","chicago":"König, Fabian. <i>EMG-Basierte Simultane Und Proportionale Online-Steuerung Einer Virtuellen Prothese</i>. Paderborn University, 2014.","ama":"König F. <i>EMG-Basierte Simultane Und Proportionale Online-Steuerung Einer Virtuellen Prothese</i>. Paderborn University; 2014."},"date_updated":"2022-01-06T06:50:49Z","publisher":"Paderborn University","supervisor":[{"first_name":"Alexander","full_name":"Boschmann, Alexander","last_name":"Boschmann"}],"date_created":"2019-07-10T11:23:20Z","author":[{"full_name":"König, Fabian","last_name":"König","first_name":"Fabian"}],"title":"EMG-basierte simultane und proportionale Online-Steuerung einer virtuellen Prothese"},{"publisher":"Paderborn University","date_updated":"2022-01-06T06:50:50Z","supervisor":[{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"}],"author":[{"first_name":"Benjamin","last_name":"Koch","full_name":"Koch, Benjamin"}],"date_created":"2019-07-10T11:38:27Z","title":"Hardware Acceleration of Mechatronic Controllers on a Zynq Platform FPGA","year":"2014","citation":{"chicago":"Koch, Benjamin. <i>Hardware Acceleration of Mechatronic Controllers on a Zynq Platform FPGA</i>. Paderborn University, 2014.","ieee":"B. Koch, <i>Hardware Acceleration of Mechatronic Controllers on a Zynq Platform FPGA</i>. Paderborn University, 2014.","ama":"Koch B. <i>Hardware Acceleration of Mechatronic Controllers on a Zynq Platform FPGA</i>. Paderborn University; 2014.","mla":"Koch, Benjamin. <i>Hardware Acceleration of Mechatronic Controllers on a Zynq Platform FPGA</i>. Paderborn University, 2014.","bibtex":"@book{Koch_2014, title={Hardware Acceleration of Mechatronic Controllers on a Zynq Platform FPGA}, publisher={Paderborn University}, author={Koch, Benjamin}, year={2014} }","short":"B. Koch, Hardware Acceleration of Mechatronic Controllers on a Zynq Platform FPGA, Paderborn University, 2014.","apa":"Koch, B. (2014). <i>Hardware Acceleration of Mechatronic Controllers on a Zynq Platform FPGA</i>. Paderborn University."},"_id":"10701","department":[{"_id":"78"}],"user_id":"3118","language":[{"iso":"eng"}],"type":"mastersthesis","status":"public"},{"_id":"10715","department":[{"_id":"78"}],"user_id":"3118","language":[{"iso":"eng"}],"type":"mastersthesis","status":"public","date_updated":"2022-01-06T06:50:50Z","publisher":"Paderborn University","date_created":"2019-07-10T11:48:26Z","author":[{"first_name":"Robert","full_name":"Mittendorf, Robert","last_name":"Mittendorf"}],"title":"Advanced AES-key recovery from decayed RAM using multi-threading and FPGAs","year":"2014","citation":{"ama":"Mittendorf R. <i>Advanced AES-Key Recovery from Decayed RAM Using Multi-Threading and FPGAs</i>. Paderborn University; 2014.","chicago":"Mittendorf, Robert. <i>Advanced AES-Key Recovery from Decayed RAM Using Multi-Threading and FPGAs</i>. Paderborn University, 2014.","ieee":"R. Mittendorf, <i>Advanced AES-key recovery from decayed RAM using multi-threading and FPGAs</i>. Paderborn University, 2014.","short":"R. Mittendorf, Advanced AES-Key Recovery from Decayed RAM Using Multi-Threading and FPGAs, Paderborn University, 2014.","mla":"Mittendorf, Robert. <i>Advanced AES-Key Recovery from Decayed RAM Using Multi-Threading and FPGAs</i>. Paderborn University, 2014.","bibtex":"@book{Mittendorf_2014, title={Advanced AES-key recovery from decayed RAM using multi-threading and FPGAs}, publisher={Paderborn University}, author={Mittendorf, Robert}, year={2014} }","apa":"Mittendorf, R. (2014). <i>Advanced AES-key recovery from decayed RAM using multi-threading and FPGAs</i>. Paderborn University."}},{"language":[{"iso":"eng"}],"department":[{"_id":"78"}],"user_id":"3118","_id":"10732","status":"public","type":"bachelorsthesis","title":"The Xilinx Zynq Architecture as a Platform for Reconfigurable Heterogeneous Multi-Cores","date_created":"2019-07-10T11:58:05Z","author":[{"last_name":"Rüthing","full_name":"Rüthing, Christoph","first_name":"Christoph"}],"publisher":"Paderborn University","date_updated":"2022-01-06T06:50:50Z","citation":{"chicago":"Rüthing, Christoph. <i>The Xilinx Zynq Architecture as a Platform for Reconfigurable Heterogeneous Multi-Cores</i>. Paderborn University, 2014.","ieee":"C. Rüthing, <i>The Xilinx Zynq Architecture as a Platform for Reconfigurable Heterogeneous Multi-Cores</i>. Paderborn University, 2014.","ama":"Rüthing C. <i>The Xilinx Zynq Architecture as a Platform for Reconfigurable Heterogeneous Multi-Cores</i>. Paderborn University; 2014.","apa":"Rüthing, C. (2014). <i>The Xilinx Zynq Architecture as a Platform for Reconfigurable Heterogeneous Multi-Cores</i>. Paderborn University.","short":"C. Rüthing, The Xilinx Zynq Architecture as a Platform for Reconfigurable Heterogeneous Multi-Cores, Paderborn University, 2014.","mla":"Rüthing, Christoph. <i>The Xilinx Zynq Architecture as a Platform for Reconfigurable Heterogeneous Multi-Cores</i>. Paderborn University, 2014.","bibtex":"@book{Rüthing_2014, title={The Xilinx Zynq Architecture as a Platform for Reconfigurable Heterogeneous Multi-Cores}, publisher={Paderborn University}, author={Rüthing, Christoph}, year={2014} }"},"year":"2014"},{"type":"dissertation","abstract":[{"text":"Monte-Carlo Tree Search (MCTS) is a class of simulation-based search algorithms. It brought about great success in the past few years regarding the evaluation of deterministic two-player games such as the Asian board game Go.\r\n\r\nIn this thesis, we present a parallelization of the most popular MCTS variant for large HPC compute clusters that efficiently shares a single game tree representation in a distributed memory environment and scales up to 128 compute nodes and 2048 cores. It is hereby one of the most powerful MCTS parallelizations to date.\r\n\r\nIn order to measure the impact of our parallelization on the search quality and remain comparable to the most advanced MCTS implementations to date, we implemented it in a state-of-the-art Go engine Gomorra, making it competitive with the strongest Go programs in the world.\r\n\r\nWe further present an empirical comparison of different Bayesian ranking systems when being used for predicting expert moves for the game of Go and introduce a novel technique for automated detection and analysis of evaluation uncertainties that show up during MCTS searches.","lang":"eng"}],"status":"public","_id":"10733","user_id":"3118","department":[{"_id":"78"}],"language":[{"iso":"eng"}],"publication_status":"published","publication_identifier":{"isbn":["978-3-8325-3748-7"]},"year":"2014","place":"Berlin","citation":{"ama":"Schäfers L. <i>Parallel Monte-Carlo Tree Search for HPC Systems and Its Application to Computer Go</i>. Berlin: Logos Verlag Berlin GmbH; 2014.","ieee":"L. Schäfers, <i>Parallel Monte-Carlo Tree Search for HPC Systems and its Application to Computer Go</i>. Berlin: Logos Verlag Berlin GmbH, 2014.","chicago":"Schäfers, Lars. <i>Parallel Monte-Carlo Tree Search for HPC Systems and Its Application to Computer Go</i>. Berlin: Logos Verlag Berlin GmbH, 2014.","mla":"Schäfers, Lars. <i>Parallel Monte-Carlo Tree Search for HPC Systems and Its Application to Computer Go</i>. Logos Verlag Berlin GmbH, 2014.","short":"L. Schäfers, Parallel Monte-Carlo Tree Search for HPC Systems and Its Application to Computer Go, Logos Verlag Berlin GmbH, Berlin, 2014.","bibtex":"@book{Schäfers_2014, place={Berlin}, title={Parallel Monte-Carlo Tree Search for HPC Systems and its Application to Computer Go}, publisher={Logos Verlag Berlin GmbH}, author={Schäfers, Lars}, year={2014} }","apa":"Schäfers, L. (2014). <i>Parallel Monte-Carlo Tree Search for HPC Systems and its Application to Computer Go</i>. Berlin: Logos Verlag Berlin GmbH."},"page":"133","date_updated":"2022-01-06T06:50:50Z","publisher":"Logos Verlag Berlin GmbH","supervisor":[{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"}],"date_created":"2019-07-10T11:58:06Z","author":[{"first_name":"Lars","full_name":"Schäfers, Lars","last_name":"Schäfers"}],"title":"Parallel Monte-Carlo Tree Search for HPC Systems and its Application to Computer Go"},{"type":"conference","publication":"IEEE Power and Energy Society General Meeting (IEEE GM)","year":"2014","citation":{"short":"C. Shen, P. Kaufmann, M. Braun, in: IEEE Power and Energy Society General Meeting (IEEE GM), 2014.","mla":"Shen, Cong, et al. “Optimizing the Generator Start-up Sequence After a Power System Blackout.” <i>IEEE Power and Energy Society General Meeting (IEEE GM)</i>, 2014.","bibtex":"@inproceedings{Shen_Kaufmann_Braun_2014, title={Optimizing the Generator Start-up Sequence After a Power System Blackout}, booktitle={IEEE Power and Energy Society General Meeting (IEEE GM)}, author={Shen, Cong and Kaufmann, Paul and Braun, Martin}, year={2014} }","apa":"Shen, C., Kaufmann, P., &#38; Braun, M. (2014). Optimizing the Generator Start-up Sequence After a Power System Blackout. In <i>IEEE Power and Energy Society General Meeting (IEEE GM)</i>.","chicago":"Shen, Cong, Paul Kaufmann, and Martin Braun. “Optimizing the Generator Start-up Sequence After a Power System Blackout.” In <i>IEEE Power and Energy Society General Meeting (IEEE GM)</i>, 2014.","ieee":"C. Shen, P. Kaufmann, and M. Braun, “Optimizing the Generator Start-up Sequence After a Power System Blackout,” in <i>IEEE Power and Energy Society General Meeting (IEEE GM)</i>, 2014.","ama":"Shen C, Kaufmann P, Braun M. Optimizing the Generator Start-up Sequence After a Power System Blackout. In: <i>IEEE Power and Energy Society General Meeting (IEEE GM)</i>. ; 2014."},"status":"public","date_updated":"2022-01-06T06:50:50Z","_id":"10738","author":[{"last_name":"Shen","full_name":"Shen, Cong","first_name":"Cong"},{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"},{"last_name":"Braun","full_name":"Braun, Martin","first_name":"Martin"}],"user_id":"3118","date_created":"2019-07-10T11:59:36Z","department":[{"_id":"78"}],"title":"Optimizing the Generator Start-up Sequence After a Power System Blackout"},{"_id":"10739","user_id":"3118","department":[{"_id":"78"}],"status":"public","type":"conference","publication":"Power Systems Computation Conference (PSCC)","title":"A New Distribution Network Reconfiguration and Restoration Path Selection Algorithm","date_updated":"2022-01-06T06:50:50Z","publisher":"IEEE","date_created":"2019-07-10T11:59:37Z","author":[{"first_name":"Cong","full_name":"Shen, Cong","last_name":"Shen"},{"last_name":"Kaufmann","full_name":"Kaufmann, Paul","first_name":"Paul"},{"first_name":"Martin","full_name":"Braun, Martin","last_name":"Braun"}],"year":"2014","citation":{"short":"C. Shen, P. Kaufmann, M. Braun, in: Power Systems Computation Conference (PSCC), IEEE, 2014.","mla":"Shen, Cong, et al. “A New Distribution Network Reconfiguration and Restoration Path Selection Algorithm.” <i>Power Systems Computation Conference (PSCC)</i>, IEEE, 2014.","bibtex":"@inproceedings{Shen_Kaufmann_Braun_2014, title={A New Distribution Network Reconfiguration and Restoration Path Selection Algorithm}, booktitle={Power Systems Computation Conference (PSCC)}, publisher={IEEE}, author={Shen, Cong and Kaufmann, Paul and Braun, Martin}, year={2014} }","apa":"Shen, C., Kaufmann, P., &#38; Braun, M. (2014). A New Distribution Network Reconfiguration and Restoration Path Selection Algorithm. In <i>Power Systems Computation Conference (PSCC)</i>. IEEE.","ieee":"C. Shen, P. Kaufmann, and M. Braun, “A New Distribution Network Reconfiguration and Restoration Path Selection Algorithm,” in <i>Power Systems Computation Conference (PSCC)</i>, 2014.","chicago":"Shen, Cong, Paul Kaufmann, and Martin Braun. “A New Distribution Network Reconfiguration and Restoration Path Selection Algorithm.” In <i>Power Systems Computation Conference (PSCC)</i>. IEEE, 2014.","ama":"Shen C, Kaufmann P, Braun M. A New Distribution Network Reconfiguration and Restoration Path Selection Algorithm. In: <i>Power Systems Computation Conference (PSCC)</i>. IEEE; 2014."}},{"title":"Multithreaded Parallelization of Mechatronic Controllers on a Zynq Platform FPGA","author":[{"first_name":"Sebastian","last_name":"Surmund","full_name":"Surmund, Sebastian"}],"date_created":"2019-07-10T12:00:45Z","supervisor":[{"last_name":"Platzner","full_name":"Platzner, Marco","id":"398","first_name":"Marco"}],"date_updated":"2022-01-06T06:50:50Z","publisher":"Paderborn University","citation":{"ama":"Surmund S. <i>Multithreaded Parallelization of Mechatronic Controllers on a Zynq Platform FPGA</i>. Paderborn University; 2014.","chicago":"Surmund, Sebastian. <i>Multithreaded Parallelization of Mechatronic Controllers on a Zynq Platform FPGA</i>. Paderborn University, 2014.","ieee":"S. Surmund, <i>Multithreaded Parallelization of Mechatronic Controllers on a Zynq Platform FPGA</i>. Paderborn University, 2014.","apa":"Surmund, S. (2014). <i>Multithreaded Parallelization of Mechatronic Controllers on a Zynq Platform FPGA</i>. Paderborn University.","bibtex":"@book{Surmund_2014, title={Multithreaded Parallelization of Mechatronic Controllers on a Zynq Platform FPGA}, publisher={Paderborn University}, author={Surmund, Sebastian}, year={2014} }","mla":"Surmund, Sebastian. <i>Multithreaded Parallelization of Mechatronic Controllers on a Zynq Platform FPGA</i>. Paderborn University, 2014.","short":"S. Surmund, Multithreaded Parallelization of Mechatronic Controllers on a Zynq Platform FPGA, Paderborn University, 2014."},"year":"2014","language":[{"iso":"eng"}],"department":[{"_id":"78"}],"user_id":"3118","_id":"10744","status":"public","type":"mastersthesis"},{"type":"book","status":"public","department":[{"_id":"78"}],"user_id":"3118","series_title":"Lecture Notes in Computer Science","_id":"10756","intvolume":"      8602","citation":{"apa":"I. Esparcia-Alc{\\’a}zar, A., Eiben, A. E., Agapitos, A., Sim{\\~o}es, A., G.B. Tettamanzi, A., Della Cioppa, A., … S. Bush (editors), W. (2014). <i>Applications of Evolutionary Computation - 17th European Conference, EvoApplications</i> (Vol. 8602). Granada, Spain: Springer.","bibtex":"@book{I. Esparcia-Alc{\\’a}zar_Eiben_Agapitos_Sim{\\~o}es_G.B. Tettamanzi_Della Cioppa_M. Mora_Cotta_Tarantino_Haasdijk_et al._2014, place={Granada, Spain}, series={Lecture Notes in Computer Science}, title={Applications of Evolutionary Computation - 17th European Conference, EvoApplications}, volume={8602}, publisher={Springer}, author={I. Esparcia-Alc{\\’a}zar, Anna and Eiben, A.E. and Agapitos, Alexandros and Sim{\\~o}es, Anabela and G.B. Tettamanzi, Andrea and Della Cioppa, Antonio and M. Mora, Antonio and Cotta, Carlos and Tarantino, Ernesto and Haasdijk, Evert and et al.}, year={2014}, collection={Lecture Notes in Computer Science} }","short":"A. I. Esparcia-Alc{\\’a}zar, A.E. Eiben, A. Agapitos, A. Sim{\\~o}es, A. G.B. Tettamanzi, A. Della Cioppa, A. M. Mora, C. Cotta, E. Tarantino, E. Haasdijk, F. Divina, F. Fern{\\’a}ndez de Vega, G. Squillero, I. De Falco, J. Ignacio Hidalgo, K. Sim, K. Glette, M. Zhang, N. Urquhart, P. Burelli, P. Kaufmann, P. Po{\\v s}{\\’\\i}k, R. Schaefer, R. Drechsler, S. Antipolis, S. Cagnoni, T. Thanh Nguyen, W. S. Bush (editors), Applications of Evolutionary Computation - 17th European Conference, EvoApplications, Springer, Granada, Spain, 2014.","mla":"I. Esparcia-Alc{\\’a}zar, Anna, et al. <i>Applications of Evolutionary Computation - 17th European Conference, EvoApplications</i>. Vol. 8602, Springer, 2014.","ieee":"A. I. Esparcia-Alc{\\’a}zar <i>et al.</i>, <i>Applications of Evolutionary Computation - 17th European Conference, EvoApplications</i>, vol. 8602. Granada, Spain: Springer, 2014.","chicago":"I. Esparcia-Alc{\\’a}zar, Anna, A.E. Eiben, Alexandros Agapitos, Anabela Sim{\\~o}es, Andrea G.B. Tettamanzi, Antonio Della Cioppa, Antonio M. Mora, et al. <i>Applications of Evolutionary Computation - 17th European Conference, EvoApplications</i>. Vol. 8602. Lecture Notes in Computer Science. Granada, Spain: Springer, 2014.","ama":"I. Esparcia-Alc{\\’a}zar A, Eiben AE, Agapitos A, et al. <i>Applications of Evolutionary Computation - 17th European Conference, EvoApplications</i>. Vol 8602. Granada, Spain: Springer; 2014."},"place":"Granada, Spain","year":"2014","volume":8602,"author":[{"full_name":"I. Esparcia-Alc{\\'a}zar, Anna","last_name":"I. Esparcia-Alc{\\'a}zar","first_name":"Anna"},{"full_name":"Eiben, A.E.","last_name":"Eiben","first_name":"A.E."},{"first_name":"Alexandros","last_name":"Agapitos","full_name":"Agapitos, Alexandros"},{"full_name":"Sim{\\~o}es, Anabela","last_name":"Sim{\\~o}es","first_name":"Anabela"},{"full_name":"G.B. Tettamanzi, Andrea","last_name":"G.B. Tettamanzi","first_name":"Andrea"},{"full_name":"Della Cioppa, Antonio","last_name":"Della Cioppa","first_name":"Antonio"},{"full_name":"M. Mora, Antonio","last_name":"M. Mora","first_name":"Antonio"},{"first_name":"Carlos","last_name":"Cotta","full_name":"Cotta, Carlos"},{"first_name":"Ernesto","last_name":"Tarantino","full_name":"Tarantino, Ernesto"},{"last_name":"Haasdijk","full_name":"Haasdijk, Evert","first_name":"Evert"},{"first_name":"Federico","last_name":"Divina","full_name":"Divina, Federico"},{"first_name":"Francisco","full_name":"Fern{\\'a}ndez de Vega, Francisco","last_name":"Fern{\\'a}ndez de Vega"},{"full_name":"Squillero, Giovanni","last_name":"Squillero","first_name":"Giovanni"},{"last_name":"De Falco","full_name":"De Falco, Ivanoe","first_name":"Ivanoe"},{"full_name":"Ignacio Hidalgo, J.","last_name":"Ignacio Hidalgo","first_name":"J."},{"last_name":"Sim","full_name":"Sim, Kevin","first_name":"Kevin"},{"full_name":"Glette, Kyrre","last_name":"Glette","first_name":"Kyrre"},{"first_name":"Mengjie","last_name":"Zhang","full_name":"Zhang, Mengjie"},{"full_name":"Urquhart, Neil","last_name":"Urquhart","first_name":"Neil"},{"first_name":"Paolo","full_name":"Burelli, Paolo","last_name":"Burelli"},{"last_name":"Kaufmann","full_name":"Kaufmann, Paul","first_name":"Paul"},{"full_name":"Po{\\v s}{\\'\\i}k, Petr","last_name":"Po{\\v s}{\\'\\i}k","first_name":"Petr"},{"full_name":"Schaefer, Robert","last_name":"Schaefer","first_name":"Robert"},{"first_name":"Rolf","last_name":"Drechsler","full_name":"Drechsler, Rolf"},{"last_name":"Antipolis","full_name":"Antipolis, Sophia","first_name":"Sophia"},{"last_name":"Cagnoni","full_name":"Cagnoni, Stefano","first_name":"Stefano"},{"first_name":"Trung","full_name":"Thanh Nguyen, Trung","last_name":"Thanh Nguyen"},{"full_name":"S. Bush (editors), William","last_name":"S. Bush (editors)","first_name":"William"}],"date_created":"2019-07-10T12:06:33Z","publisher":"Springer","date_updated":"2022-01-06T06:50:50Z","title":"Applications of Evolutionary Computation - 17th European Conference, EvoApplications"},{"_id":"10764","department":[{"_id":"78"}],"user_id":"398","language":[{"iso":"eng"}],"publication":"IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)","type":"conference","status":"public","date_updated":"2022-01-06T06:50:50Z","publisher":"IEEE","date_created":"2019-07-10T12:07:05Z","author":[{"first_name":"Jahanzeb","last_name":"Anwer","full_name":"Anwer, Jahanzeb"},{"first_name":"Marco","last_name":"Platzner","id":"398","full_name":"Platzner, Marco"}],"title":"Analytic reliability evaluation for fault-tolerant circuit structures on FPGAs","doi":"10.1109/DFT.2014.6962108","year":"2014","page":"177-184","citation":{"ieee":"J. Anwer and M. Platzner, “Analytic reliability evaluation for fault-tolerant circuit structures on FPGAs,” in <i>IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)</i>, 2014, pp. 177–184.","chicago":"Anwer, Jahanzeb, and Marco Platzner. “Analytic Reliability Evaluation for Fault-Tolerant Circuit Structures on FPGAs.” In <i>IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)</i>, 177–84. IEEE, 2014. <a href=\"https://doi.org/10.1109/DFT.2014.6962108\">https://doi.org/10.1109/DFT.2014.6962108</a>.","ama":"Anwer J, Platzner M. Analytic reliability evaluation for fault-tolerant circuit structures on FPGAs. In: <i>IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)</i>. IEEE; 2014:177-184. doi:<a href=\"https://doi.org/10.1109/DFT.2014.6962108\">10.1109/DFT.2014.6962108</a>","bibtex":"@inproceedings{Anwer_Platzner_2014, title={Analytic reliability evaluation for fault-tolerant circuit structures on FPGAs}, DOI={<a href=\"https://doi.org/10.1109/DFT.2014.6962108\">10.1109/DFT.2014.6962108</a>}, booktitle={IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)}, publisher={IEEE}, author={Anwer, Jahanzeb and Platzner, Marco}, year={2014}, pages={177–184} }","short":"J. Anwer, M. Platzner, in: IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), IEEE, 2014, pp. 177–184.","mla":"Anwer, Jahanzeb, and Marco Platzner. “Analytic Reliability Evaluation for Fault-Tolerant Circuit Structures on FPGAs.” <i>IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)</i>, IEEE, 2014, pp. 177–84, doi:<a href=\"https://doi.org/10.1109/DFT.2014.6962108\">10.1109/DFT.2014.6962108</a>.","apa":"Anwer, J., &#38; Platzner, M. (2014). Analytic reliability evaluation for fault-tolerant circuit structures on FPGAs. In <i>IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)</i> (pp. 177–184). IEEE. <a href=\"https://doi.org/10.1109/DFT.2014.6962108\">https://doi.org/10.1109/DFT.2014.6962108</a>"}},{"doi":"10.1109/NANOARCH.2014.6880479","title":"Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection","author":[{"first_name":"Hassan","last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan"},{"first_name":"Pierre-Emmanuel","full_name":"Gaillardon, Pierre-Emmanuel","last_name":"Gaillardon"},{"full_name":"Yazdani, Majid","last_name":"Yazdani","first_name":"Majid"},{"full_name":"De Micheli, Giovanni","last_name":"De Micheli","first_name":"Giovanni"}],"date_created":"2019-07-10T12:10:16Z","date_updated":"2022-01-06T06:50:50Z","publisher":"IEEE","page":"163-168","citation":{"ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, Yazdani M, De Micheli G. Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection. In: <i>2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i>. IEEE; 2014:163-168. doi:<a href=\"https://doi.org/10.1109/NANOARCH.2014.6880479\">10.1109/NANOARCH.2014.6880479</a>","chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, Majid Yazdani, and Giovanni De Micheli. “Fast Process Variation Analysis in Nano-Scaled Technologies Using Column-Wise Sparse Parameter Selection.” In <i>2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i>, 163–68. IEEE, 2014. <a href=\"https://doi.org/10.1109/NANOARCH.2014.6880479\">https://doi.org/10.1109/NANOARCH.2014.6880479</a>.","ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, M. Yazdani, and G. De Micheli, “Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection,” in <i>2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i>, 2014, pp. 163–168.","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., Yazdani, M., &#38; De Micheli, G. (2014). Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection. In <i>2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i> (pp. 163–168). IEEE. <a href=\"https://doi.org/10.1109/NANOARCH.2014.6880479\">https://doi.org/10.1109/NANOARCH.2014.6880479</a>","bibtex":"@inproceedings{Ghasemzadeh Mohammadi_Gaillardon_Yazdani_De Micheli_2014, title={Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection}, DOI={<a href=\"https://doi.org/10.1109/NANOARCH.2014.6880479\">10.1109/NANOARCH.2014.6880479</a>}, booktitle={2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)}, publisher={IEEE}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and Yazdani, Majid and De Micheli, Giovanni}, year={2014}, pages={163–168} }","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, M. Yazdani, G. De Micheli, in: 2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), IEEE, 2014, pp. 163–168.","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “Fast Process Variation Analysis in Nano-Scaled Technologies Using Column-Wise Sparse Parameter Selection.” <i>2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i>, IEEE, 2014, pp. 163–68, doi:<a href=\"https://doi.org/10.1109/NANOARCH.2014.6880479\">10.1109/NANOARCH.2014.6880479</a>."},"year":"2014","language":[{"iso":"eng"}],"extern":"1","department":[{"_id":"78"}],"user_id":"3118","_id":"10773","status":"public","publication":"2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)","type":"conference"},{"author":[{"last_name":"Chinaev","full_name":"Chinaev, Aleksej","first_name":"Aleksej"},{"first_name":"Marc","full_name":"Puels, Marc","last_name":"Puels"},{"last_name":"Haeb-Umbach","id":"242","full_name":"Haeb-Umbach, Reinhold","first_name":"Reinhold"}],"date_created":"2019-07-12T05:27:27Z","date_updated":"2022-01-06T06:51:08Z","oa":"1","main_file_link":[{"url":"https://groups.uni-paderborn.de/nt/pubs/2014/ChPuHa2014.pdf","open_access":"1"}],"title":"Spectral Noise Tracking for Improved Nonstationary Noise Robust ASR","related_material":{"link":[{"url":"https://groups.uni-paderborn.de/nt/pubs/2014/ChPuHa2014_Talk.pdf","relation":"supplementary_material","description":"Presentation"}]},"citation":{"chicago":"Chinaev, Aleksej, Marc Puels, and Reinhold Haeb-Umbach. “Spectral Noise Tracking for Improved Nonstationary Noise Robust ASR.” In <i>11. ITG Fachtagung Sprachkommunikation (ITG 2014)</i>, 2014.","ieee":"A. Chinaev, M. Puels, and R. Haeb-Umbach, “Spectral Noise Tracking for Improved Nonstationary Noise Robust ASR,” in <i>11. ITG Fachtagung Sprachkommunikation (ITG 2014)</i>, 2014.","ama":"Chinaev A, Puels M, Haeb-Umbach R. Spectral Noise Tracking for Improved Nonstationary Noise Robust ASR. In: <i>11. ITG Fachtagung Sprachkommunikation (ITG 2014)</i>. ; 2014.","bibtex":"@inproceedings{Chinaev_Puels_Haeb-Umbach_2014, title={Spectral Noise Tracking for Improved Nonstationary Noise Robust ASR}, booktitle={11. ITG Fachtagung Sprachkommunikation (ITG 2014)}, author={Chinaev, Aleksej and Puels, Marc and Haeb-Umbach, Reinhold}, year={2014} }","mla":"Chinaev, Aleksej, et al. “Spectral Noise Tracking for Improved Nonstationary Noise Robust ASR.” <i>11. ITG Fachtagung Sprachkommunikation (ITG 2014)</i>, 2014.","short":"A. Chinaev, M. Puels, R. Haeb-Umbach, in: 11. ITG Fachtagung Sprachkommunikation (ITG 2014), 2014.","apa":"Chinaev, A., Puels, M., &#38; Haeb-Umbach, R. (2014). Spectral Noise Tracking for Improved Nonstationary Noise Robust ASR. In <i>11. ITG Fachtagung Sprachkommunikation (ITG 2014)</i>."},"year":"2014","user_id":"44006","department":[{"_id":"54"}],"_id":"11746","language":[{"iso":"eng"}],"type":"conference","publication":"11. ITG Fachtagung Sprachkommunikation (ITG 2014)","status":"public","abstract":[{"lang":"eng","text":" \"A method for nonstationary noise robust automatic speech recognition (ASR) is to first estimate the changing noise statistics and second clean up the features prior to recognition accordingly. Here, the first is accomplished by noise tracking in the spectral domain, while the second relies on Bayesian enhancement in the feature domain. In this way we take advantage of our recently proposed maximum a-posteriori based (MAP-B) noise power spectral density estimation algorithm, which is able to estimate the noise statistics even in time-frequency bins dominated by speech. We show that MAP-B noise tracking leads to an improved noise model estimate in the feature domain compared to estimating noise in speech absence periods only, if the bias resulting from the nonlinear transformation from the spectral to the feature domain is accounted for. Consequently, ASR results are improved, as is shown by experiments conducted on the Aurora IV database.\" "}]},{"language":[{"iso":"eng"}],"department":[{"_id":"54"}],"user_id":"44006","_id":"11752","status":"public","abstract":[{"text":" \"In this contribution we derive a variational EM (VEM) algorithm for model selection in complex Watson mixture models, which have been recently proposed as a model of the distribution of normalized microphone array signals in the short-time Fourier transform domain. The VEM algorithm is applied to count the number of active sources in a speech mixture by iteratively estimating the mode vectors of the Watson distributions and suppressing the signals from the corresponding directions. A key theoretical contribution is the derivation of the MMSE estimate of a quadratic form involving the mode vector of the Watson distribution. The experimental results demonstrate the effectiveness of the source counting approach at moderately low SNR. It is further shown that the VEM algorithm is more robust w.r.t. used threshold values.\" ","lang":"eng"}],"publication":"39th International Conference on Acoustics, Speech and Signal Processing (ICASSP 2014)","type":"conference","main_file_link":[{"open_access":"1","url":"https://groups.uni-paderborn.de/nt/pubs/2014/DrChTrHa2014.pdf"}],"title":"Source Counting in Speech Mixtures Using a Variational EM Approach for Complexwatson Mixture Models","date_created":"2019-07-12T05:27:34Z","author":[{"first_name":"Lukas","id":"11213","full_name":"Drude, Lukas","last_name":"Drude"},{"first_name":"Aleksej","full_name":"Chinaev, Aleksej","last_name":"Chinaev"},{"first_name":"Dang Hai","full_name":"Tran Vu, Dang Hai","last_name":"Tran Vu"},{"last_name":"Haeb-Umbach","full_name":"Haeb-Umbach, Reinhold","id":"242","first_name":"Reinhold"}],"oa":"1","date_updated":"2022-01-06T06:51:08Z","citation":{"ieee":"L. Drude, A. Chinaev, D. H. Tran Vu, and R. Haeb-Umbach, “Source Counting in Speech Mixtures Using a Variational EM Approach for Complexwatson Mixture Models,” in <i>39th International Conference on Acoustics, Speech and Signal Processing (ICASSP 2014)</i>, 2014.","chicago":"Drude, Lukas, Aleksej Chinaev, Dang Hai Tran Vu, and Reinhold Haeb-Umbach. “Source Counting in Speech Mixtures Using a Variational EM Approach for Complexwatson Mixture Models.” In <i>39th International Conference on Acoustics, Speech and Signal Processing (ICASSP 2014)</i>, 2014.","ama":"Drude L, Chinaev A, Tran Vu DH, Haeb-Umbach R. Source Counting in Speech Mixtures Using a Variational EM Approach for Complexwatson Mixture Models. In: <i>39th International Conference on Acoustics, Speech and Signal Processing (ICASSP 2014)</i>. ; 2014.","apa":"Drude, L., Chinaev, A., Tran Vu, D. H., &#38; Haeb-Umbach, R. (2014). Source Counting in Speech Mixtures Using a Variational EM Approach for Complexwatson Mixture Models. In <i>39th International Conference on Acoustics, Speech and Signal Processing (ICASSP 2014)</i>.","short":"L. Drude, A. Chinaev, D.H. Tran Vu, R. Haeb-Umbach, in: 39th International Conference on Acoustics, Speech and Signal Processing (ICASSP 2014), 2014.","bibtex":"@inproceedings{Drude_Chinaev_Tran Vu_Haeb-Umbach_2014, title={Source Counting in Speech Mixtures Using a Variational EM Approach for Complexwatson Mixture Models}, booktitle={39th International Conference on Acoustics, Speech and Signal Processing (ICASSP 2014)}, author={Drude, Lukas and Chinaev, Aleksej and Tran Vu, Dang Hai and Haeb-Umbach, Reinhold}, year={2014} }","mla":"Drude, Lukas, et al. “Source Counting in Speech Mixtures Using a Variational EM Approach for Complexwatson Mixture Models.” <i>39th International Conference on Acoustics, Speech and Signal Processing (ICASSP 2014)</i>, 2014."},"year":"2014","related_material":{"link":[{"relation":"supplementary_material","description":"Poster","url":"https://groups.uni-paderborn.de/nt/pubs/2014/DrChTrHa2014_Poster.pdf"}]}}]