[{"date_created":"2019-08-28T11:46:41Z","status":"public","publication":"4. GMM/GI/ITG-Fachtagung \"Zuverlässigkeit und Entwurf\"","department":[{"_id":"48"}],"author":[{"first_name":"Marc","full_name":"Hunger, Marc","last_name":"Hunger"},{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"}],"title":"Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz","user_id":"659","place":"Wildbad Kreuth, Germany","page":"81-88","citation":{"apa":"Hunger, M., & Hellebrand, S. (2010). Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz. In 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf” (pp. 81–88). Wildbad Kreuth, Germany.","ama":"Hunger M, Hellebrand S. Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz. In: 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” Wildbad Kreuth, Germany; 2010:81-88.","chicago":"Hunger, Marc, and Sybille Hellebrand. “Ausbeute Und Fehlertoleranz Bei Dreifach Modularer Redundanz.” In 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 81–88. Wildbad Kreuth, Germany, 2010.","bibtex":"@inproceedings{Hunger_Hellebrand_2010, place={Wildbad Kreuth, Germany}, title={Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz}, booktitle={4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}, author={Hunger, Marc and Hellebrand, Sybille}, year={2010}, pages={81–88} }","mla":"Hunger, Marc, and Sybille Hellebrand. “Ausbeute Und Fehlertoleranz Bei Dreifach Modularer Redundanz.” 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2010, pp. 81–88.","short":"M. Hunger, S. Hellebrand, in: 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” Wildbad Kreuth, Germany, 2010, pp. 81–88.","ieee":"M. Hunger and S. Hellebrand, “Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz,” in 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf,” 2010, pp. 81–88."},"type":"conference","year":"2010","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:51:27Z","_id":"13051"},{"_id":"13073","date_updated":"2022-01-06T06:51:28Z","language":[{"iso":"eng"}],"citation":{"ieee":"S. Hellebrand, Nano-Electronic Systems. Editorial, it 4/2010, pp. 179-180, 2010.","short":"S. Hellebrand, Nano-Electronic Systems, Editorial, it 4/2010, pp. 179-180, 2010.","bibtex":"@book{Hellebrand_2010, place={Editorial, it 4/2010, pp. 179-180}, title={Nano-Electronic Systems}, author={Hellebrand, Sybille}, year={2010} }","mla":"Hellebrand, Sybille. Nano-Electronic Systems. 2010.","apa":"Hellebrand, S. (2010). Nano-Electronic Systems. Editorial, it 4/2010, pp. 179-180.","ama":"Hellebrand S. Nano-Electronic Systems. Editorial, it 4/2010, pp. 179-180; 2010.","chicago":"Hellebrand, Sybille. Nano-Electronic Systems. Editorial, it 4/2010, pp. 179-180, 2010."},"year":"2010","type":"misc","place":"Editorial, it 4/2010, pp. 179-180","user_id":"659","title":"Nano-Electronic Systems","author":[{"last_name":"Hellebrand","id":"209","first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille"}],"department":[{"_id":"48"}],"status":"public","date_created":"2019-08-28T12:01:06Z"},{"doi":"10.1109/ats.2010.24","_id":"12983","date_updated":"2022-05-11T16:20:07Z","page":"87-93","type":"conference","year":"2010","citation":{"ama":"Hopsch F, Becker B, Hellebrand S, et al. Variation-Aware Fault Modeling. In: 19th IEEE Asian Test Symposium (ATS’10). IEEE; 2010:87-93. doi:10.1109/ats.2010.24","apa":"Hopsch, F., Becker, B., Hellebrand, S., Polian, I., Straube, B., Vermeiren, W., & Wunderlich, H.-J. (2010). Variation-Aware Fault Modeling. 19th IEEE Asian Test Symposium (ATS’10), 87–93. https://doi.org/10.1109/ats.2010.24","chicago":"Hopsch, Fabian, Bernd Becker, Sybille Hellebrand, Ilia Polian, Bernd Straube, Wolfgang Vermeiren, and Hans-Joachim Wunderlich. “Variation-Aware Fault Modeling.” In 19th IEEE Asian Test Symposium (ATS’10), 87–93. Shanghai, China: IEEE, 2010. https://doi.org/10.1109/ats.2010.24.","mla":"Hopsch, Fabian, et al. “Variation-Aware Fault Modeling.” 19th IEEE Asian Test Symposium (ATS’10), IEEE, 2010, pp. 87–93, doi:10.1109/ats.2010.24.","bibtex":"@inproceedings{Hopsch_Becker_Hellebrand_Polian_Straube_Vermeiren_Wunderlich_2010, place={Shanghai, China}, title={Variation-Aware Fault Modeling}, DOI={10.1109/ats.2010.24}, booktitle={19th IEEE Asian Test Symposium (ATS’10)}, publisher={IEEE}, author={Hopsch, Fabian and Becker, Bernd and Hellebrand, Sybille and Polian, Ilia and Straube, Bernd and Vermeiren, Wolfgang and Wunderlich, Hans-Joachim}, year={2010}, pages={87–93} }","short":"F. Hopsch, B. Becker, S. Hellebrand, I. Polian, B. Straube, W. Vermeiren, H.-J. Wunderlich, in: 19th IEEE Asian Test Symposium (ATS’10), IEEE, Shanghai, China, 2010, pp. 87–93.","ieee":"F. Hopsch et al., “Variation-Aware Fault Modeling,” in 19th IEEE Asian Test Symposium (ATS’10), 2010, pp. 87–93, doi: 10.1109/ats.2010.24."},"language":[{"iso":"eng"}],"title":"Variation-Aware Fault Modeling","user_id":"209","place":"Shanghai, China","date_created":"2019-08-28T09:20:51Z","status":"public","department":[{"_id":"48"}],"publication":"19th IEEE Asian Test Symposium (ATS'10)","author":[{"first_name":"Fabian","full_name":"Hopsch, Fabian","last_name":"Hopsch"},{"last_name":"Becker","first_name":"Bernd","full_name":"Becker, Bernd"},{"first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","id":"209"},{"last_name":"Polian","first_name":"Ilia","full_name":"Polian, Ilia"},{"last_name":"Straube","full_name":"Straube, Bernd","first_name":"Bernd"},{"first_name":"Wolfgang","full_name":"Vermeiren, Wolfgang","last_name":"Vermeiren"},{"last_name":"Wunderlich","first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim"}],"publisher":"IEEE"},{"_id":"12985","date_updated":"2022-05-11T16:21:12Z","doi":"10.1109/iccd.2010.5647648","page":"480-485","citation":{"apa":"Indlekofer, T., Schnittger, M., & Hellebrand, S. (2010). Efficient Test Response Compaction for Robust BIST Using Parity Sequences. 28th IEEE International Conference on Computer Design (ICCD’10), 480–485. https://doi.org/10.1109/iccd.2010.5647648","ama":"Indlekofer T, Schnittger M, Hellebrand S. Efficient Test Response Compaction for Robust BIST Using Parity Sequences. In: 28th IEEE International Conference on Computer Design (ICCD’10). IEEE; 2010:480-485. doi:10.1109/iccd.2010.5647648","chicago":"Indlekofer, Thomas, Michael Schnittger, and Sybille Hellebrand. “Efficient Test Response Compaction for Robust BIST Using Parity Sequences.” In 28th IEEE International Conference on Computer Design (ICCD’10), 480–85. Amsterdam, The Netherlands: IEEE, 2010. https://doi.org/10.1109/iccd.2010.5647648.","bibtex":"@inproceedings{Indlekofer_Schnittger_Hellebrand_2010, place={Amsterdam, The Netherlands}, title={Efficient Test Response Compaction for Robust BIST Using Parity Sequences}, DOI={10.1109/iccd.2010.5647648}, booktitle={28th IEEE International Conference on Computer Design (ICCD’10)}, publisher={IEEE}, author={Indlekofer, Thomas and Schnittger, Michael and Hellebrand, Sybille}, year={2010}, pages={480–485} }","mla":"Indlekofer, Thomas, et al. “Efficient Test Response Compaction for Robust BIST Using Parity Sequences.” 28th IEEE International Conference on Computer Design (ICCD’10), IEEE, 2010, pp. 480–85, doi:10.1109/iccd.2010.5647648.","short":"T. Indlekofer, M. Schnittger, S. Hellebrand, in: 28th IEEE International Conference on Computer Design (ICCD’10), IEEE, Amsterdam, The Netherlands, 2010, pp. 480–485.","ieee":"T. Indlekofer, M. Schnittger, and S. Hellebrand, “Efficient Test Response Compaction for Robust BIST Using Parity Sequences,” in 28th IEEE International Conference on Computer Design (ICCD’10), 2010, pp. 480–485, doi: 10.1109/iccd.2010.5647648."},"year":"2010","type":"conference","language":[{"iso":"eng"}],"place":"Amsterdam, The Netherlands","title":"Efficient Test Response Compaction for Robust BIST Using Parity Sequences","user_id":"209","publication":"28th IEEE International Conference on Computer Design (ICCD'10)","department":[{"_id":"48"}],"author":[{"first_name":"Thomas","full_name":"Indlekofer, Thomas","last_name":"Indlekofer"},{"last_name":"Schnittger","first_name":"Michael","full_name":"Schnittger, Michael"},{"last_name":"Hellebrand","id":"209","first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille"}],"publisher":"IEEE","date_created":"2019-08-28T09:21:55Z","status":"public"},{"doi":"10.1109/dft.2010.19","_id":"12986","date_updated":"2022-05-11T16:21:52Z","citation":{"mla":"Hunger, Marc, and Sybille Hellebrand. “The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems.” 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10), IEEE, 2010, pp. 101–08, doi:10.1109/dft.2010.19.","bibtex":"@inproceedings{Hunger_Hellebrand_2010, place={Kyoto, Japan}, title={The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems}, DOI={10.1109/dft.2010.19}, booktitle={25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10)}, publisher={IEEE}, author={Hunger, Marc and Hellebrand, Sybille}, year={2010}, pages={101–108} }","chicago":"Hunger, Marc, and Sybille Hellebrand. “The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems.” In 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10), 101–8. Kyoto, Japan: IEEE, 2010. https://doi.org/10.1109/dft.2010.19.","apa":"Hunger, M., & Hellebrand, S. (2010). The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems. 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10), 101–108. https://doi.org/10.1109/dft.2010.19","ama":"Hunger M, Hellebrand S. The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems. In: 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10). IEEE; 2010:101-108. doi:10.1109/dft.2010.19","ieee":"M. Hunger and S. Hellebrand, “The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems,” in 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10), 2010, pp. 101–108, doi: 10.1109/dft.2010.19.","short":"M. Hunger, S. Hellebrand, in: 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10), IEEE, Kyoto, Japan, 2010, pp. 101–108."},"year":"2010","type":"conference","page":"101-108","language":[{"iso":"eng"}],"title":"The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems","user_id":"209","place":"Kyoto, Japan","status":"public","date_created":"2019-08-28T09:21:57Z","publisher":"IEEE","author":[{"last_name":"Hunger","full_name":"Hunger, Marc","first_name":"Marc"},{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"}],"publication":"25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'10)","department":[{"_id":"48"}]},{"doi":"10.1109/vts.2010.5469570","_id":"12988","date_updated":"2022-05-11T16:22:36Z","language":[{"iso":"eng"}],"citation":{"ieee":"V. Froese, R. Ibers, and S. Hellebrand, “Reusing NoC-Infrastructure for Test Data Compression,” in 28th IEEE VLSI Test Symposium (VTS’10), 2010, pp. 227–231, doi: 10.1109/vts.2010.5469570.","short":"V. Froese, R. Ibers, S. Hellebrand, in: 28th IEEE VLSI Test Symposium (VTS’10), IEEE, Santa Cruz, CA, USA, 2010, pp. 227–231.","mla":"Froese, Viktor, et al. “Reusing NoC-Infrastructure for Test Data Compression.” 28th IEEE VLSI Test Symposium (VTS’10), IEEE, 2010, pp. 227–31, doi:10.1109/vts.2010.5469570.","bibtex":"@inproceedings{Froese_Ibers_Hellebrand_2010, place={Santa Cruz, CA, USA}, title={Reusing NoC-Infrastructure for Test Data Compression}, DOI={10.1109/vts.2010.5469570}, booktitle={28th IEEE VLSI Test Symposium (VTS’10)}, publisher={IEEE}, author={Froese, Viktor and Ibers, Rüdiger and Hellebrand, Sybille}, year={2010}, pages={227–231} }","ama":"Froese V, Ibers R, Hellebrand S. Reusing NoC-Infrastructure for Test Data Compression. In: 28th IEEE VLSI Test Symposium (VTS’10). IEEE; 2010:227-231. doi:10.1109/vts.2010.5469570","apa":"Froese, V., Ibers, R., & Hellebrand, S. (2010). Reusing NoC-Infrastructure for Test Data Compression. 28th IEEE VLSI Test Symposium (VTS’10), 227–231. https://doi.org/10.1109/vts.2010.5469570","chicago":"Froese, Viktor, Rüdiger Ibers, and Sybille Hellebrand. “Reusing NoC-Infrastructure for Test Data Compression.” In 28th IEEE VLSI Test Symposium (VTS’10), 227–31. Santa Cruz, CA, USA: IEEE, 2010. https://doi.org/10.1109/vts.2010.5469570."},"year":"2010","type":"conference","page":"227-231","user_id":"209","title":"Reusing NoC-Infrastructure for Test Data Compression","place":"Santa Cruz, CA, USA","status":"public","date_created":"2019-08-28T09:22:54Z","publisher":"IEEE","author":[{"first_name":"Viktor","full_name":"Froese, Viktor","last_name":"Froese"},{"last_name":"Ibers","id":"659","first_name":"Rüdiger","full_name":"Ibers, Rüdiger"},{"first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","id":"209"}],"publication":"28th IEEE VLSI Test Symposium (VTS'10)","department":[{"_id":"48"}]},{"place":"Chicago, IL, USA","title":"Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits","user_id":"209","author":[{"last_name":"Becker","first_name":"Bernd","full_name":"Becker, Bernd"},{"last_name":"Hellebrand","id":"209","first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939"},{"last_name":"Polian","first_name":"Ilia","full_name":"Polian, Ilia"},{"first_name":"Bernd","full_name":"Straube, Bernd","last_name":"Straube"},{"last_name":"Vermeiren","full_name":"Vermeiren, Wolfgang","first_name":"Wolfgang"},{"full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim","last_name":"Wunderlich"}],"department":[{"_id":"48"}],"publication":"4th Workshop on Dependable and Secure Nanocomputing (WDSN'10), (Invited Paper)","status":"public","date_created":"2019-08-28T11:45:36Z","_id":"13049","date_updated":"2022-05-11T16:26:18Z","citation":{"apa":"Becker, B., Hellebrand, S., Polian, I., Straube, B., Vermeiren, W., & Wunderlich, H.-J. (2010). Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits. 4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper).","ama":"Becker B, Hellebrand S, Polian I, Straube B, Vermeiren W, Wunderlich H-J. Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits. In: 4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper). ; 2010.","chicago":"Becker, Bernd, Sybille Hellebrand, Ilia Polian, Bernd Straube, Wolfgang Vermeiren, and Hans-Joachim Wunderlich. “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits.” In 4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper). Chicago, IL, USA, 2010.","bibtex":"@inproceedings{Becker_Hellebrand_Polian_Straube_Vermeiren_Wunderlich_2010, place={Chicago, IL, USA}, title={Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits}, booktitle={4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper)}, author={Becker, Bernd and Hellebrand, Sybille and Polian, Ilia and Straube, Bernd and Vermeiren, Wolfgang and Wunderlich, Hans-Joachim}, year={2010} }","mla":"Becker, Bernd, et al. “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits.” 4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper), 2010.","short":"B. Becker, S. Hellebrand, I. Polian, B. Straube, W. Vermeiren, H.-J. Wunderlich, in: 4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper), Chicago, IL, USA, 2010.","ieee":"B. Becker, S. Hellebrand, I. Polian, B. Straube, W. Vermeiren, and H.-J. Wunderlich, “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits,” 2010."},"type":"conference","year":"2010","language":[{"iso":"eng"}]},{"user_id":"209","title":"Robuster Selbsttest mit extremer Kompaktierung","place":"Wildbad Kreuth, Germany","status":"public","date_created":"2019-08-28T11:46:13Z","author":[{"first_name":"Thomas","full_name":"Indlekofer, Thomas","last_name":"Indlekofer"},{"first_name":"Michael","full_name":"Schnittger, Michael","last_name":"Schnittger"},{"first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209"}],"department":[{"_id":"48"}],"publication":"4. GMM/GI/ITG-Fachtagung \"Zuverlässigkeit und Entwurf\"","date_updated":"2022-05-11T16:25:34Z","_id":"13050","language":[{"iso":"eng"}],"citation":{"bibtex":"@inproceedings{Indlekofer_Schnittger_Hellebrand_2010, place={Wildbad Kreuth, Germany}, title={Robuster Selbsttest mit extremer Kompaktierung}, booktitle={4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}, author={Indlekofer, Thomas and Schnittger, Michael and Hellebrand, Sybille}, year={2010}, pages={17–24} }","mla":"Indlekofer, Thomas, et al. “Robuster Selbsttest Mit Extremer Kompaktierung.” 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2010, pp. 17–24.","ama":"Indlekofer T, Schnittger M, Hellebrand S. Robuster Selbsttest mit extremer Kompaktierung. In: 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” ; 2010:17-24.","apa":"Indlekofer, T., Schnittger, M., & Hellebrand, S. (2010). Robuster Selbsttest mit extremer Kompaktierung. 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 17–24.","chicago":"Indlekofer, Thomas, Michael Schnittger, and Sybille Hellebrand. “Robuster Selbsttest Mit Extremer Kompaktierung.” In 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 17–24. Wildbad Kreuth, Germany, 2010.","ieee":"T. Indlekofer, M. Schnittger, and S. Hellebrand, “Robuster Selbsttest mit extremer Kompaktierung,” in 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf,” 2010, pp. 17–24.","short":"T. Indlekofer, M. Schnittger, S. Hellebrand, in: 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” Wildbad Kreuth, Germany, 2010, pp. 17–24."},"year":"2010","type":"conference","page":"17-24"},{"citation":{"bibtex":"@inproceedings{Hunger_Hellebrand_Czutro_Polian_Becker_2009, place={Sesimbra-Lisbon, Portugal}, title={ATPG-Based Grading of Strong Fault-Secureness}, DOI={10.1109/iolts.2009.5196027}, booktitle={15th IEEE International On-Line Testing Symposium (IOLTS’09}, publisher={IEEE}, author={Hunger, Marc and Hellebrand, Sybille and Czutro, Alejandro and Polian, Ilia and Becker, Bernd}, year={2009} }","mla":"Hunger, Marc, et al. “ATPG-Based Grading of Strong Fault-Secureness.” 15th IEEE International On-Line Testing Symposium (IOLTS’09, IEEE, 2009, doi:10.1109/iolts.2009.5196027.","chicago":"Hunger, Marc, Sybille Hellebrand, Alejandro Czutro, Ilia Polian, and Bernd Becker. “ATPG-Based Grading of Strong Fault-Secureness.” In 15th IEEE International On-Line Testing Symposium (IOLTS’09. Sesimbra-Lisbon, Portugal: IEEE, 2009. https://doi.org/10.1109/iolts.2009.5196027.","apa":"Hunger, M., Hellebrand, S., Czutro, A., Polian, I., & Becker, B. (2009). ATPG-Based Grading of Strong Fault-Secureness. 15th IEEE International On-Line Testing Symposium (IOLTS’09. https://doi.org/10.1109/iolts.2009.5196027","ama":"Hunger M, Hellebrand S, Czutro A, Polian I, Becker B. ATPG-Based Grading of Strong Fault-Secureness. In: 15th IEEE International On-Line Testing Symposium (IOLTS’09. IEEE; 2009. doi:10.1109/iolts.2009.5196027","ieee":"M. Hunger, S. Hellebrand, A. Czutro, I. Polian, and B. Becker, “ATPG-Based Grading of Strong Fault-Secureness,” 2009, doi: 10.1109/iolts.2009.5196027.","short":"M. Hunger, S. Hellebrand, A. Czutro, I. Polian, B. Becker, in: 15th IEEE International On-Line Testing Symposium (IOLTS’09, IEEE, Sesimbra-Lisbon, Portugal, 2009."},"year":"2009","type":"conference","language":[{"iso":"eng"}],"date_updated":"2022-05-11T16:27:48Z","_id":"12991","doi":"10.1109/iolts.2009.5196027","publisher":"IEEE","author":[{"first_name":"Marc","full_name":"Hunger, Marc","last_name":"Hunger"},{"orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"last_name":"Czutro","first_name":"Alejandro","full_name":"Czutro, Alejandro"},{"last_name":"Polian","first_name":"Ilia","full_name":"Polian, Ilia"},{"full_name":"Becker, Bernd","first_name":"Bernd","last_name":"Becker"}],"department":[{"_id":"48"}],"publication":"15th IEEE International On-Line Testing Symposium (IOLTS'09","status":"public","date_created":"2019-08-28T10:17:16Z","place":"Sesimbra-Lisbon, Portugal","title":"ATPG-Based Grading of Strong Fault-Secureness","user_id":"209"},{"status":"public","date_created":"2019-08-28T10:17:14Z","publisher":"IEEE","author":[{"first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209"},{"last_name":"Hunger","first_name":"Marc","full_name":"Hunger, Marc"}],"publication":"24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'09), (Invited Talk)","department":[{"_id":"48"}],"title":"Are Robust Circuits Really Robust?","user_id":"209","place":"Chicago, IL, USA","citation":{"chicago":"Hellebrand, Sybille, and Marc Hunger. “Are Robust Circuits Really Robust?” In 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk), 77. Chicago, IL, USA: IEEE, 2009. https://doi.org/10.1109/dft.2009.28.","ama":"Hellebrand S, Hunger M. Are Robust Circuits Really Robust? In: 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk). IEEE; 2009:77. doi:10.1109/dft.2009.28","apa":"Hellebrand, S., & Hunger, M. (2009). Are Robust Circuits Really Robust? 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk), 77. https://doi.org/10.1109/dft.2009.28","bibtex":"@inproceedings{Hellebrand_Hunger_2009, place={Chicago, IL, USA}, title={Are Robust Circuits Really Robust?}, DOI={10.1109/dft.2009.28}, booktitle={24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk)}, publisher={IEEE}, author={Hellebrand, Sybille and Hunger, Marc}, year={2009}, pages={77} }","mla":"Hellebrand, Sybille, and Marc Hunger. “Are Robust Circuits Really Robust?” 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk), IEEE, 2009, p. 77, doi:10.1109/dft.2009.28.","short":"S. Hellebrand, M. Hunger, in: 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk), IEEE, Chicago, IL, USA, 2009, p. 77.","ieee":"S. Hellebrand and M. Hunger, “Are Robust Circuits Really Robust?,” in 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk), 2009, p. 77, doi: 10.1109/dft.2009.28."},"type":"conference","year":"2009","page":"77","language":[{"iso":"eng"}],"doi":"10.1109/dft.2009.28","date_updated":"2022-05-11T16:27:03Z","_id":"12990"},{"_id":"13030","date_updated":"2022-05-11T16:28:31Z","citation":{"ieee":"M. Hunger, S. Hellebrand, A. Czutro, I. Polian, and B. Becker, “Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung,” 2009.","short":"M. Hunger, S. Hellebrand, A. Czutro, I. Polian, B. Becker, in: 3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” Stuttgart, Germany, 2009.","bibtex":"@inproceedings{Hunger_Hellebrand_Czutro_Polian_Becker_2009, place={Stuttgart, Germany}, title={Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung}, booktitle={3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}, author={Hunger, Marc and Hellebrand, Sybille and Czutro, Alexander and Polian, Ilia and Becker, Bernd}, year={2009} }","mla":"Hunger, Marc, et al. “Robustheitsanalyse Stark Fehlersicherer Schaltungen Mit SAT-Basierter Testmustererzeugung.” 3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2009.","chicago":"Hunger, Marc, Sybille Hellebrand, Alexander Czutro, Ilia Polian, and Bernd Becker. “Robustheitsanalyse Stark Fehlersicherer Schaltungen Mit SAT-Basierter Testmustererzeugung.” In 3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” Stuttgart, Germany, 2009.","ama":"Hunger M, Hellebrand S, Czutro A, Polian I, Becker B. Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung. In: 3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” ; 2009.","apa":"Hunger, M., Hellebrand, S., Czutro, A., Polian, I., & Becker, B. (2009). Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung. 3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.”"},"type":"conference","year":"2009","language":[{"iso":"eng"}],"title":"Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung","user_id":"209","place":"Stuttgart, Germany","date_created":"2019-08-28T10:35:48Z","status":"public","publication":"3. GMM/GI/ITG-Fachtagung \"Zuverlässigkeit und Entwurf\"","department":[{"_id":"48"}],"author":[{"last_name":"Hunger","full_name":"Hunger, Marc","first_name":"Marc"},{"id":"209","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"first_name":"Alexander","full_name":"Czutro, Alexander","last_name":"Czutro"},{"first_name":"Ilia","full_name":"Polian, Ilia","last_name":"Polian"},{"full_name":"Becker, Bernd","first_name":"Bernd","last_name":"Becker"}]},{"_id":"13033","date_updated":"2022-01-06T06:51:27Z","citation":{"short":"T. Coym, S. Hellebrand, S. Ludwig, B. Straube, H.-J. Wunderlich, C. G. Zoellin, Ein Verfeinertes Elektrisches Modell Für Teilchentreffer Und Dessen Auswirkung Auf Die Bewertung Der Schaltungsempfindlichkeit, 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (Poster), Wien, Österreich, 2008.","ieee":"T. Coym, S. Hellebrand, S. Ludwig, B. Straube, H.-J. Wunderlich, and C. G. Zoellin, Ein verfeinertes elektrisches Modell für Teilchentreffer und dessen Auswirkung auf die Bewertung der Schaltungsempfindlichkeit. 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (Poster), Wien, Österreich, 2008.","ama":"Coym T, Hellebrand S, Ludwig S, Straube B, Wunderlich H-J, G. Zoellin C. Ein Verfeinertes Elektrisches Modell Für Teilchentreffer Und Dessen Auswirkung Auf Die Bewertung Der Schaltungsempfindlichkeit. 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (Poster), Wien, Österreich; 2008.","apa":"Coym, T., Hellebrand, S., Ludwig, S., Straube, B., Wunderlich, H.-J., & G. Zoellin, C. (2008). Ein verfeinertes elektrisches Modell für Teilchentreffer und dessen Auswirkung auf die Bewertung der Schaltungsempfindlichkeit. 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (Poster), Wien, Österreich.","chicago":"Coym, Torsten, Sybille Hellebrand, Stefan Ludwig, Bernd Straube, Hans-Joachim Wunderlich, and Christian G. Zoellin. Ein Verfeinertes Elektrisches Modell Für Teilchentreffer Und Dessen Auswirkung Auf Die Bewertung Der Schaltungsempfindlichkeit. 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (Poster), Wien, Österreich, 2008.","bibtex":"@book{Coym_Hellebrand_Ludwig_Straube_Wunderlich_G. Zoellin_2008, place={20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (Poster), Wien, Österreich}, title={Ein verfeinertes elektrisches Modell für Teilchentreffer und dessen Auswirkung auf die Bewertung der Schaltungsempfindlichkeit}, author={Coym, Torsten and Hellebrand, Sybille and Ludwig, Stefan and Straube, Bernd and Wunderlich, Hans-Joachim and G. Zoellin, Christian}, year={2008} }","mla":"Coym, Torsten, et al. Ein Verfeinertes Elektrisches Modell Für Teilchentreffer Und Dessen Auswirkung Auf Die Bewertung Der Schaltungsempfindlichkeit. 2008."},"type":"misc","year":"2008","language":[{"iso":"eng"}],"place":"20. ITG/GI/GMM Workshop \"Testmethoden und Zuverlässigkeit von Schaltungen und Systemen\" (Poster), Wien, Österreich","title":"Ein verfeinertes elektrisches Modell für Teilchentreffer und dessen Auswirkung auf die Bewertung der Schaltungsempfindlichkeit","user_id":"659","author":[{"last_name":"Coym","full_name":"Coym, Torsten","first_name":"Torsten"},{"last_name":"Hellebrand","id":"209","first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939"},{"last_name":"Ludwig","full_name":"Ludwig, Stefan","first_name":"Stefan"},{"last_name":"Straube","full_name":"Straube, Bernd","first_name":"Bernd"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"},{"last_name":"G. Zoellin","full_name":"G. Zoellin, Christian","first_name":"Christian"}],"keyword":["WORKSHOP"],"department":[{"_id":"48"}],"status":"public","date_created":"2019-08-28T10:37:06Z"},{"status":"public","date_created":"2019-08-28T10:37:09Z","author":[{"full_name":"Amgalan, Uranmandakh","first_name":"Uranmandakh","last_name":"Amgalan"},{"last_name":"Hachmann","first_name":"Christian","full_name":"Hachmann, Christian"},{"first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","id":"209"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"keyword":["WORKSHOP"],"department":[{"_id":"48"}],"title":"Testen mit Rücksetzpunkten - ein Ansatz zur Verbesserung der Ausbeute bei robusten Schaltungen","user_id":"659","place":"20. ITG/GI/GMM Workshop \"Testmethoden und Zuverlässigkeit von Schaltungen und Systemen\", Wien, Österreich","type":"misc","year":"2008","citation":{"chicago":"Amgalan, Uranmandakh, Christian Hachmann, Sybille Hellebrand, and Hans-Joachim Wunderlich. Testen Mit Rücksetzpunkten - Ein Ansatz Zur Verbesserung Der Ausbeute Bei Robusten Schaltungen. 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Wien, Österreich, 2008.","apa":"Amgalan, U., Hachmann, C., Hellebrand, S., & Wunderlich, H.-J. (2008). Testen mit Rücksetzpunkten - ein Ansatz zur Verbesserung der Ausbeute bei robusten Schaltungen. 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Wien, Österreich.","ama":"Amgalan U, Hachmann C, Hellebrand S, Wunderlich H-J. Testen Mit Rücksetzpunkten - Ein Ansatz Zur Verbesserung Der Ausbeute Bei Robusten Schaltungen. 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Wien, Österreich; 2008.","mla":"Amgalan, Uranmandakh, et al. Testen Mit Rücksetzpunkten - Ein Ansatz Zur Verbesserung Der Ausbeute Bei Robusten Schaltungen. 2008.","bibtex":"@book{Amgalan_Hachmann_Hellebrand_Wunderlich_2008, place={20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Wien, Österreich}, title={Testen mit Rücksetzpunkten - ein Ansatz zur Verbesserung der Ausbeute bei robusten Schaltungen}, author={Amgalan, Uranmandakh and Hachmann, Christian and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2008} }","short":"U. Amgalan, C. Hachmann, S. Hellebrand, H.-J. Wunderlich, Testen Mit Rücksetzpunkten - Ein Ansatz Zur Verbesserung Der Ausbeute Bei Robusten Schaltungen, 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Wien, Österreich, 2008.","ieee":"U. Amgalan, C. Hachmann, S. Hellebrand, and H.-J. Wunderlich, Testen mit Rücksetzpunkten - ein Ansatz zur Verbesserung der Ausbeute bei robusten Schaltungen. 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Wien, Österreich, 2008."},"language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:51:27Z","_id":"13035"},{"title":"A Modular Memory BIST for Optimized Memory Repair","user_id":"209","place":"Rhodos, Greece","date_created":"2019-08-28T10:18:10Z","status":"public","publication":"14th IEEE International On-Line Testing Symposium (IOLTS'08), (Poster)","department":[{"_id":"48"}],"publisher":"IEEE","author":[{"last_name":"Oehler","full_name":"Oehler, Philipp","first_name":"Philipp"},{"first_name":"Alberto","full_name":"Bosio, Alberto","last_name":"Bosio"},{"first_name":"Giorgio","full_name":"di Natale, Giorgio","last_name":"di Natale"},{"first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","id":"209"}],"doi":"10.1109/iolts.2008.30","date_updated":"2022-05-11T16:29:13Z","_id":"12992","year":"2008","type":"conference","citation":{"short":"P. Oehler, A. Bosio, G. di Natale, S. Hellebrand, in: 14th IEEE International On-Line Testing Symposium (IOLTS’08), (Poster), IEEE, Rhodos, Greece, 2008.","ieee":"P. Oehler, A. Bosio, G. di Natale, and S. Hellebrand, “A Modular Memory BIST for Optimized Memory Repair,” 2008, doi: 10.1109/iolts.2008.30.","chicago":"Oehler, Philipp, Alberto Bosio, Giorgio di Natale, and Sybille Hellebrand. “A Modular Memory BIST for Optimized Memory Repair.” In 14th IEEE International On-Line Testing Symposium (IOLTS’08), (Poster). Rhodos, Greece: IEEE, 2008. https://doi.org/10.1109/iolts.2008.30.","apa":"Oehler, P., Bosio, A., di Natale, G., & Hellebrand, S. (2008). A Modular Memory BIST for Optimized Memory Repair. 14th IEEE International On-Line Testing Symposium (IOLTS’08), (Poster). https://doi.org/10.1109/iolts.2008.30","ama":"Oehler P, Bosio A, di Natale G, Hellebrand S. A Modular Memory BIST for Optimized Memory Repair. In: 14th IEEE International On-Line Testing Symposium (IOLTS’08), (Poster). IEEE; 2008. doi:10.1109/iolts.2008.30","bibtex":"@inproceedings{Oehler_Bosio_di Natale_Hellebrand_2008, place={Rhodos, Greece}, title={A Modular Memory BIST for Optimized Memory Repair}, DOI={10.1109/iolts.2008.30}, booktitle={14th IEEE International On-Line Testing Symposium (IOLTS’08), (Poster)}, publisher={IEEE}, author={Oehler, Philipp and Bosio, Alberto and di Natale, Giorgio and Hellebrand, Sybille}, year={2008} }","mla":"Oehler, Philipp, et al. “A Modular Memory BIST for Optimized Memory Repair.” 14th IEEE International On-Line Testing Symposium (IOLTS’08), (Poster), IEEE, 2008, doi:10.1109/iolts.2008.30."},"language":[{"iso":"eng"}]},{"_id":"12994","date_updated":"2022-05-11T16:30:36Z","doi":"10.1109/vts.2008.34","type":"conference","citation":{"ieee":"U. Amgalan, C. Hachmann, S. Hellebrand, and H.-J. Wunderlich, “Signature Rollback - A Technique for Testing Robust Circuits,” in 26th IEEE VLSI Test Symposium (VTS’08), 2008, pp. 125–130, doi: 10.1109/vts.2008.34.","short":"U. Amgalan, C. Hachmann, S. Hellebrand, H.-J. Wunderlich, in: 26th IEEE VLSI Test Symposium (VTS’08), IEEE, San Diego, CA, USA, 2008, pp. 125–130.","bibtex":"@inproceedings{Amgalan_Hachmann_Hellebrand_Wunderlich_2008, place={San Diego, CA, USA}, title={Signature Rollback - A Technique for Testing Robust Circuits}, DOI={10.1109/vts.2008.34}, booktitle={26th IEEE VLSI Test Symposium (VTS’08)}, publisher={IEEE}, author={Amgalan, Uranmandakh and Hachmann, Christian and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2008}, pages={125–130} }","mla":"Amgalan, Uranmandakh, et al. “Signature Rollback - A Technique for Testing Robust Circuits.” 26th IEEE VLSI Test Symposium (VTS’08), IEEE, 2008, pp. 125–30, doi:10.1109/vts.2008.34.","ama":"Amgalan U, Hachmann C, Hellebrand S, Wunderlich H-J. Signature Rollback - A Technique for Testing Robust Circuits. In: 26th IEEE VLSI Test Symposium (VTS’08). IEEE; 2008:125-130. doi:10.1109/vts.2008.34","apa":"Amgalan, U., Hachmann, C., Hellebrand, S., & Wunderlich, H.-J. (2008). Signature Rollback - A Technique for Testing Robust Circuits. 26th IEEE VLSI Test Symposium (VTS’08), 125–130. https://doi.org/10.1109/vts.2008.34","chicago":"Amgalan, Uranmandakh, Christian Hachmann, Sybille Hellebrand, and Hans-Joachim Wunderlich. “Signature Rollback - A Technique for Testing Robust Circuits.” In 26th IEEE VLSI Test Symposium (VTS’08), 125–30. San Diego, CA, USA: IEEE, 2008. https://doi.org/10.1109/vts.2008.34."},"year":"2008","page":"125-130","language":[{"iso":"eng"}],"place":"San Diego, CA, USA","title":"Signature Rollback - A Technique for Testing Robust Circuits","user_id":"209","author":[{"last_name":"Amgalan","first_name":"Uranmandakh","full_name":"Amgalan, Uranmandakh"},{"first_name":"Christian","full_name":"Hachmann, Christian","last_name":"Hachmann"},{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"publisher":"IEEE","department":[{"_id":"48"}],"publication":"26th IEEE VLSI Test Symposium (VTS'08)","status":"public","date_created":"2019-08-28T10:18:56Z"},{"status":"public","date_created":"2019-08-28T10:18:11Z","author":[{"first_name":"Marc","full_name":"Hunger, Marc","last_name":"Hunger"},{"last_name":"Hellebrand","id":"209","first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille"}],"publisher":"IEEE","department":[{"_id":"48"}],"publication":"14th IEEE International On-Line Testing Symposium (IOLTS'08)","user_id":"209","title":"Verification and Analysis of Self-Checking Properties through ATPG","place":"Rhodos, Greece","language":[{"iso":"eng"}],"citation":{"mla":"Hunger, Marc, and Sybille Hellebrand. “Verification and Analysis of Self-Checking Properties through ATPG.” 14th IEEE International On-Line Testing Symposium (IOLTS’08), IEEE, 2008, doi:10.1109/iolts.2008.32.","bibtex":"@inproceedings{Hunger_Hellebrand_2008, place={Rhodos, Greece}, title={Verification and Analysis of Self-Checking Properties through ATPG}, DOI={10.1109/iolts.2008.32}, booktitle={14th IEEE International On-Line Testing Symposium (IOLTS’08)}, publisher={IEEE}, author={Hunger, Marc and Hellebrand, Sybille}, year={2008} }","ama":"Hunger M, Hellebrand S. Verification and Analysis of Self-Checking Properties through ATPG. In: 14th IEEE International On-Line Testing Symposium (IOLTS’08). IEEE; 2008. doi:10.1109/iolts.2008.32","apa":"Hunger, M., & Hellebrand, S. (2008). Verification and Analysis of Self-Checking Properties through ATPG. 14th IEEE International On-Line Testing Symposium (IOLTS’08). https://doi.org/10.1109/iolts.2008.32","chicago":"Hunger, Marc, and Sybille Hellebrand. “Verification and Analysis of Self-Checking Properties through ATPG.” In 14th IEEE International On-Line Testing Symposium (IOLTS’08). Rhodos, Greece: IEEE, 2008. https://doi.org/10.1109/iolts.2008.32.","ieee":"M. Hunger and S. Hellebrand, “Verification and Analysis of Self-Checking Properties through ATPG,” 2008, doi: 10.1109/iolts.2008.32.","short":"M. Hunger, S. Hellebrand, in: 14th IEEE International On-Line Testing Symposium (IOLTS’08), IEEE, Rhodos, Greece, 2008."},"type":"conference","year":"2008","doi":"10.1109/iolts.2008.32","date_updated":"2022-05-11T16:29:56Z","_id":"12993"},{"title":"Analyse selbstprüfender Schaltungen – Nachweis von Fehlersicherheit und Selbsttestbarkeit mit ATPG","user_id":"209","place":"Ingolstadt, Germany","date_created":"2019-08-28T10:35:49Z","status":"public","publication":"2. GMM/GI/ITG-Fachtagung \"Zuverlässigkeit und Entwurf\"","department":[{"_id":"48"}],"author":[{"last_name":"Hunger","first_name":"Marc","full_name":"Hunger, Marc"},{"first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209"}],"_id":"13031","date_updated":"2022-05-11T16:31:25Z","year":"2008","citation":{"apa":"Hunger, M., & Hellebrand, S. (2008). Analyse selbstprüfender Schaltungen – Nachweis von Fehlersicherheit und Selbsttestbarkeit mit ATPG. 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.”","ama":"Hunger M, Hellebrand S. Analyse selbstprüfender Schaltungen – Nachweis von Fehlersicherheit und Selbsttestbarkeit mit ATPG. In: 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” ; 2008.","chicago":"Hunger, Marc, and Sybille Hellebrand. “Analyse Selbstprüfender Schaltungen – Nachweis von Fehlersicherheit Und Selbsttestbarkeit Mit ATPG.” In 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” Ingolstadt, Germany, 2008.","bibtex":"@inproceedings{Hunger_Hellebrand_2008, place={Ingolstadt, Germany}, title={Analyse selbstprüfender Schaltungen – Nachweis von Fehlersicherheit und Selbsttestbarkeit mit ATPG}, booktitle={2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}, author={Hunger, Marc and Hellebrand, Sybille}, year={2008} }","mla":"Hunger, Marc, and Sybille Hellebrand. “Analyse Selbstprüfender Schaltungen – Nachweis von Fehlersicherheit Und Selbsttestbarkeit Mit ATPG.” 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2008.","short":"M. Hunger, S. Hellebrand, in: 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” Ingolstadt, Germany, 2008.","ieee":"M. Hunger and S. Hellebrand, “Analyse selbstprüfender Schaltungen – Nachweis von Fehlersicherheit und Selbsttestbarkeit mit ATPG,” 2008."},"type":"conference","language":[{"iso":"eng"}]},{"user_id":"209","title":"Modularer Selbsttest und optimierte Reparaturanalyse","place":"Ingolstadt, Germany","status":"public","date_created":"2019-08-28T10:35:50Z","author":[{"last_name":"Oehler","first_name":"Philipp","full_name":"Oehler, Philipp"},{"last_name":"Bosio","first_name":"Alberto","full_name":"Bosio, Alberto"},{"last_name":"Di Natale","first_name":"Giorgio","full_name":"Di Natale, Giorgio"},{"orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","first_name":"Sybille","id":"209","last_name":"Hellebrand"}],"department":[{"_id":"48"}],"publication":"2. GMM/GI/ITG-Fachtagung \"Zuverlässigkeit und Entwurf\"","date_updated":"2022-05-11T16:34:03Z","_id":"13032","language":[{"iso":"eng"}],"citation":{"short":"P. Oehler, A. Bosio, G. Di Natale, S. Hellebrand, in: 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” Ingolstadt, Germany, 2008.","ieee":"P. Oehler, A. Bosio, G. Di Natale, and S. Hellebrand, “Modularer Selbsttest und optimierte Reparaturanalyse,” 2008.","chicago":"Oehler, Philipp, Alberto Bosio, Giorgio Di Natale, and Sybille Hellebrand. “Modularer Selbsttest Und Optimierte Reparaturanalyse.” In 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” Ingolstadt, Germany, 2008.","ama":"Oehler P, Bosio A, Di Natale G, Hellebrand S. Modularer Selbsttest und optimierte Reparaturanalyse. In: 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” ; 2008.","apa":"Oehler, P., Bosio, A., Di Natale, G., & Hellebrand, S. (2008). Modularer Selbsttest und optimierte Reparaturanalyse. 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.”","mla":"Oehler, Philipp, et al. “Modularer Selbsttest Und Optimierte Reparaturanalyse.” 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2008.","bibtex":"@inproceedings{Oehler_Bosio_Di Natale_Hellebrand_2008, place={Ingolstadt, Germany}, title={Modularer Selbsttest und optimierte Reparaturanalyse}, booktitle={2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}, author={Oehler, Philipp and Bosio, Alberto and Di Natale, Giorgio and Hellebrand, Sybille}, year={2008} }"},"year":"2008","type":"conference"},{"year":"2007","type":"misc","citation":{"short":"S. Hellebrand, Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing, 5th IEEE East-West Design \\& Test Symposium, Yerevan, Armenia (Invited Talk), 2007.","ieee":"S. Hellebrand, Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing. 5th IEEE East-West Design \\& Test Symposium, Yerevan, Armenia (Invited Talk), 2007.","apa":"Hellebrand, S. (2007). Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing. 5th IEEE East-West Design \\& Test Symposium, Yerevan, Armenia (Invited Talk).","ama":"Hellebrand S. Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing. 5th IEEE East-West Design \\& Test Symposium, Yerevan, Armenia (Invited Talk); 2007.","chicago":"Hellebrand, Sybille. Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing. 5th IEEE East-West Design \\& Test Symposium, Yerevan, Armenia (Invited Talk), 2007.","bibtex":"@book{Hellebrand_2007, place={5th IEEE East-West Design \\& Test Symposium, Yerevan, Armenia (Invited Talk)}, title={Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing}, author={Hellebrand, Sybille}, year={2007} }","mla":"Hellebrand, Sybille. Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing. 2007."},"language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:51:27Z","_id":"13038","author":[{"id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","first_name":"Sybille"}],"keyword":["WORKSHOP"],"department":[{"_id":"48"}],"status":"public","date_created":"2019-08-28T10:40:47Z","place":"5th IEEE East-West Design \\& Test Symposium, Yerevan, Armenia (Invited Talk)","title":"Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing","user_id":"659"},{"_id":"13039","date_updated":"2022-01-06T06:51:27Z","type":"misc","citation":{"ieee":"M. Ali, M. Welzl, S. Hessler, and S. Hellebrand, An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips. DATE 2007 Friday Workshop on Diagnostic Services in Network-on-Chips, Nice, France, (Poster), 2007.","short":"M. Ali, M. Welzl, S. Hessler, S. Hellebrand, An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips, DATE 2007 Friday Workshop on Diagnostic Services in Network-on-Chips, Nice, France, (Poster), 2007.","mla":"Ali, Muhammad, et al. An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips. 2007.","bibtex":"@book{Ali_Welzl_Hessler_Hellebrand_2007, place={DATE 2007 Friday Workshop on Diagnostic Services in Network-on-Chips, Nice, France, (Poster)}, title={An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips}, author={Ali, Muhammad and Welzl, Michael and Hessler, Sven and Hellebrand, Sybille}, year={2007} }","chicago":"Ali, Muhammad, Michael Welzl, Sven Hessler, and Sybille Hellebrand. An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips. DATE 2007 Friday Workshop on Diagnostic Services in Network-on-Chips, Nice, France, (Poster), 2007.","ama":"Ali M, Welzl M, Hessler S, Hellebrand S. An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips. DATE 2007 Friday Workshop on Diagnostic Services in Network-on-Chips, Nice, France, (Poster); 2007.","apa":"Ali, M., Welzl, M., Hessler, S., & Hellebrand, S. (2007). An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips. DATE 2007 Friday Workshop on Diagnostic Services in Network-on-Chips, Nice, France, (Poster)."},"year":"2007","language":[{"iso":"eng"}],"place":"DATE 2007 Friday Workshop on Diagnostic Services in Network-on-Chips, Nice, France, (Poster)","title":"An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips","user_id":"659","department":[{"_id":"48"}],"keyword":["WORKSHOP"],"author":[{"first_name":"Muhammad","full_name":"Ali, Muhammad","last_name":"Ali"},{"full_name":"Welzl, Michael","first_name":"Michael","last_name":"Welzl"},{"full_name":"Hessler, Sven","first_name":"Sven","last_name":"Hessler"},{"id":"209","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille"}],"date_created":"2019-08-28T10:41:29Z","status":"public"},{"place":"17th GI/ITG/GMM Workshop \"Testmethoden und Zuverlässigkeit von Schaltungen und Systemen\", Erlangen, Germany","title":"An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy","user_id":"659","department":[{"_id":"48"}],"keyword":["WORKSHOP"],"author":[{"first_name":"Philipp","full_name":"Oehler, Philipp","last_name":"Oehler"},{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"date_created":"2019-08-28T10:43:12Z","status":"public","_id":"13042","date_updated":"2022-01-06T06:51:27Z","year":"2007","type":"misc","citation":{"ama":"Oehler P, Hellebrand S, Wunderlich H-J. An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Erlangen, Germany; 2007.","apa":"Oehler, P., Hellebrand, S., & Wunderlich, H.-J. (2007). An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Erlangen, Germany.","chicago":"Oehler, Philipp, Sybille Hellebrand, and Hans-Joachim Wunderlich. An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Erlangen, Germany, 2007.","mla":"Oehler, Philipp, et al. An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy. 2007.","bibtex":"@book{Oehler_Hellebrand_Wunderlich_2007, place={17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Erlangen, Germany}, title={An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy}, author={Oehler, Philipp and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2007} }","short":"P. Oehler, S. Hellebrand, H.-J. Wunderlich, An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy, 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Erlangen, Germany, 2007.","ieee":"P. Oehler, S. Hellebrand, and H.-J. Wunderlich, An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Erlangen, Germany, 2007."},"language":[{"iso":"eng"}]},{"title":"Qualitätssicherung für Nanochips - Wie IT-Produkte zuverlässig werden","user_id":"659","place":"ForschungsForum Paderborn, 10. Ausgabe, Paderborn, Germany","status":"public","date_created":"2019-08-28T10:43:54Z","author":[{"last_name":"Hellebrand","id":"209","first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille"}],"department":[{"_id":"48"}],"_id":"13043","date_updated":"2022-01-06T06:51:27Z","year":"2007","type":"misc","citation":{"short":"S. Hellebrand, Qualitätssicherung Für Nanochips - Wie IT-Produkte Zuverlässig Werden, ForschungsForum Paderborn, 10. Ausgabe, Paderborn, Germany, 2007.","ieee":"S. Hellebrand, Qualitätssicherung für Nanochips - Wie IT-Produkte zuverlässig werden. ForschungsForum Paderborn, 10. Ausgabe, Paderborn, Germany, 2007.","ama":"Hellebrand S. Qualitätssicherung Für Nanochips - Wie IT-Produkte Zuverlässig Werden. ForschungsForum Paderborn, 10. Ausgabe, Paderborn, Germany; 2007.","apa":"Hellebrand, S. (2007). Qualitätssicherung für Nanochips - Wie IT-Produkte zuverlässig werden. ForschungsForum Paderborn, 10. Ausgabe, Paderborn, Germany.","chicago":"Hellebrand, Sybille. Qualitätssicherung Für Nanochips - Wie IT-Produkte Zuverlässig Werden. ForschungsForum Paderborn, 10. Ausgabe, Paderborn, Germany, 2007.","bibtex":"@book{Hellebrand_2007, place={ForschungsForum Paderborn, 10. Ausgabe, Paderborn, Germany}, title={Qualitätssicherung für Nanochips - Wie IT-Produkte zuverlässig werden}, author={Hellebrand, Sybille}, year={2007} }","mla":"Hellebrand, Sybille. Qualitätssicherung Für Nanochips - Wie IT-Produkte Zuverlässig Werden. 2007."},"language":[{"iso":"eng"}]},{"title":"A Refined Electrical Model for Particle Strikes and its Impact on SEU Prediction","user_id":"209","place":"Rome, Italy","date_created":"2019-08-28T10:18:57Z","status":"public","department":[{"_id":"48"}],"publication":"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT'07)","author":[{"orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"last_name":"G. Zoellin","first_name":"Christian","full_name":"G. Zoellin, Christian"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"},{"full_name":"Ludwig, Stefan","first_name":"Stefan","last_name":"Ludwig"},{"last_name":"Coym","first_name":"Torsten","full_name":"Coym, Torsten"},{"last_name":"Straube","full_name":"Straube, Bernd","first_name":"Bernd"}],"publisher":"IEEE","doi":"10.1109/dft.2007.43","_id":"12995","date_updated":"2022-05-11T16:32:38Z","page":"50-58","year":"2007","citation":{"short":"S. Hellebrand, C. G. Zoellin, H.-J. Wunderlich, S. Ludwig, T. Coym, B. Straube, in: 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07), IEEE, Rome, Italy, 2007, pp. 50–58.","ieee":"S. Hellebrand, C. G. Zoellin, H.-J. Wunderlich, S. Ludwig, T. Coym, and B. Straube, “A Refined Electrical Model for Particle Strikes and its Impact on SEU Prediction,” in 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07), 2007, pp. 50–58, doi: 10.1109/dft.2007.43.","chicago":"Hellebrand, Sybille, Christian G. Zoellin, Hans-Joachim Wunderlich, Stefan Ludwig, Torsten Coym, and Bernd Straube. “A Refined Electrical Model for Particle Strikes and Its Impact on SEU Prediction.” In 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07), 50–58. Rome, Italy: IEEE, 2007. https://doi.org/10.1109/dft.2007.43.","apa":"Hellebrand, S., G. Zoellin, C., Wunderlich, H.-J., Ludwig, S., Coym, T., & Straube, B. (2007). A Refined Electrical Model for Particle Strikes and its Impact on SEU Prediction. 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07), 50–58. https://doi.org/10.1109/dft.2007.43","ama":"Hellebrand S, G. Zoellin C, Wunderlich H-J, Ludwig S, Coym T, Straube B. A Refined Electrical Model for Particle Strikes and its Impact on SEU Prediction. In: 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07). IEEE; 2007:50-58. doi:10.1109/dft.2007.43","bibtex":"@inproceedings{Hellebrand_G. Zoellin_Wunderlich_Ludwig_Coym_Straube_2007, place={Rome, Italy}, title={A Refined Electrical Model for Particle Strikes and its Impact on SEU Prediction}, DOI={10.1109/dft.2007.43}, booktitle={22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07)}, publisher={IEEE}, author={Hellebrand, Sybille and G. Zoellin, Christian and Wunderlich, Hans-Joachim and Ludwig, Stefan and Coym, Torsten and Straube, Bernd}, year={2007}, pages={50–58} }","mla":"Hellebrand, Sybille, et al. “A Refined Electrical Model for Particle Strikes and Its Impact on SEU Prediction.” 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07), IEEE, 2007, pp. 50–58, doi:10.1109/dft.2007.43."},"type":"conference","language":[{"iso":"eng"}]},{"doi":"10.1109/ddecs.2007.4295278","_id":"12996","date_updated":"2022-05-11T16:34:43Z","citation":{"bibtex":"@inproceedings{Oehler_Hellebrand_Wunderlich_2007, place={Krakow, Poland}, title={Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair}, DOI={10.1109/ddecs.2007.4295278}, booktitle={10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07)}, publisher={IEEE}, author={Oehler, Philipp and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2007}, pages={185–190} }","mla":"Oehler, Philipp, et al. “Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair.” 10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07), IEEE, 2007, pp. 185–90, doi:10.1109/ddecs.2007.4295278.","ama":"Oehler P, Hellebrand S, Wunderlich H-J. Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair. In: 10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07). IEEE; 2007:185-190. doi:10.1109/ddecs.2007.4295278","apa":"Oehler, P., Hellebrand, S., & Wunderlich, H.-J. (2007). Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair. 10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07), 185–190. https://doi.org/10.1109/ddecs.2007.4295278","chicago":"Oehler, Philipp, Sybille Hellebrand, and Hans-Joachim Wunderlich. “Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair.” In 10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07), 185–90. Krakow, Poland: IEEE, 2007. https://doi.org/10.1109/ddecs.2007.4295278.","ieee":"P. Oehler, S. Hellebrand, and H.-J. Wunderlich, “Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair,” in 10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07), 2007, pp. 185–190, doi: 10.1109/ddecs.2007.4295278.","short":"P. Oehler, S. Hellebrand, H.-J. Wunderlich, in: 10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07), IEEE, Krakow, Poland, 2007, pp. 185–190."},"type":"conference","year":"2007","page":"185-190","language":[{"iso":"eng"}],"title":"Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair","user_id":"209","place":"Krakow, Poland","status":"public","date_created":"2019-08-28T10:19:52Z","publisher":"IEEE","author":[{"last_name":"Oehler","first_name":"Philipp","full_name":"Oehler, Philipp"},{"id":"209","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim","last_name":"Wunderlich"}],"publication":"10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS'07)","department":[{"_id":"48"}]},{"page":"91-96","citation":{"short":"P. Oehler, S. Hellebrand, H.-J. Wunderlich, in: 12th IEEE European Test Symposium (ETS’07), IEEE, Freiburg, Germany, 2007, pp. 91–96.","ieee":"P. Oehler, S. Hellebrand, and H.-J. Wunderlich, “An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy,” in 12th IEEE European Test Symposium (ETS’07), 2007, pp. 91–96, doi: 10.1109/ets.2007.10.","ama":"Oehler P, Hellebrand S, Wunderlich H-J. An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy. In: 12th IEEE European Test Symposium (ETS’07). IEEE; 2007:91-96. doi:10.1109/ets.2007.10","apa":"Oehler, P., Hellebrand, S., & Wunderlich, H.-J. (2007). An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy. 12th IEEE European Test Symposium (ETS’07), 91–96. https://doi.org/10.1109/ets.2007.10","chicago":"Oehler, Philipp, Sybille Hellebrand, and Hans-Joachim Wunderlich. “An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy.” In 12th IEEE European Test Symposium (ETS’07), 91–96. Freiburg, Germany: IEEE, 2007. https://doi.org/10.1109/ets.2007.10.","bibtex":"@inproceedings{Oehler_Hellebrand_Wunderlich_2007, place={Freiburg, Germany}, title={An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy}, DOI={10.1109/ets.2007.10}, booktitle={12th IEEE European Test Symposium (ETS’07)}, publisher={IEEE}, author={Oehler, Philipp and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2007}, pages={91–96} }","mla":"Oehler, Philipp, et al. “An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy.” 12th IEEE European Test Symposium (ETS’07), IEEE, 2007, pp. 91–96, doi:10.1109/ets.2007.10."},"year":"2007","type":"conference","language":[{"iso":"eng"}],"doi":"10.1109/ets.2007.10","_id":"12997","date_updated":"2022-05-11T16:33:32Z","date_created":"2019-08-28T10:19:53Z","status":"public","publication":"12th IEEE European Test Symposium (ETS'07)","department":[{"_id":"48"}],"publisher":"IEEE","author":[{"first_name":"Philipp","full_name":"Oehler, Philipp","last_name":"Oehler"},{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"title":"An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy","user_id":"209","place":"Freiburg, Germany"},{"publication":"43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM'07), (Invited Paper)","department":[{"_id":"48"}],"author":[{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"last_name":"G. Zoellin","first_name":"Christian","full_name":"G. Zoellin, Christian"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"},{"full_name":"Ludwig, Stefan","first_name":"Stefan","last_name":"Ludwig"},{"last_name":"Coym","first_name":"Torsten","full_name":"Coym, Torsten"},{"full_name":"Straube, Bernd","first_name":"Bernd","last_name":"Straube"}],"date_created":"2019-08-28T10:40:00Z","status":"public","place":"Bled, Slovenia","user_id":"209","title":"Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance","language":[{"iso":"eng"}],"year":"2007","citation":{"bibtex":"@inproceedings{Hellebrand_G. Zoellin_Wunderlich_Ludwig_Coym_Straube_2007, place={Bled, Slovenia}, title={Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance}, booktitle={43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM’07), (Invited Paper)}, author={Hellebrand, Sybille and G. Zoellin, Christian and Wunderlich, Hans-Joachim and Ludwig, Stefan and Coym, Torsten and Straube, Bernd}, year={2007} }","mla":"Hellebrand, Sybille, et al. “Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance.” 43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM’07), (Invited Paper), 2007.","chicago":"Hellebrand, Sybille, Christian G. Zoellin, Hans-Joachim Wunderlich, Stefan Ludwig, Torsten Coym, and Bernd Straube. “Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance.” In 43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM’07), (Invited Paper). Bled, Slovenia, 2007.","ama":"Hellebrand S, G. Zoellin C, Wunderlich H-J, Ludwig S, Coym T, Straube B. Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance. In: 43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM’07), (Invited Paper). ; 2007.","apa":"Hellebrand, S., G. Zoellin, C., Wunderlich, H.-J., Ludwig, S., Coym, T., & Straube, B. (2007). Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance. 43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM’07), (Invited Paper).","ieee":"S. Hellebrand, C. G. Zoellin, H.-J. Wunderlich, S. Ludwig, T. Coym, and B. Straube, “Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance,” 2007.","short":"S. Hellebrand, C. G. Zoellin, H.-J. Wunderlich, S. Ludwig, T. Coym, B. Straube, in: 43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM’07), (Invited Paper), Bled, Slovenia, 2007."},"type":"conference","date_updated":"2022-05-11T16:35:35Z","_id":"13037"},{"title":"Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance","user_id":"209","volume":37,"status":"public","date_created":"2019-08-28T10:39:59Z","author":[{"id":"209","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"first_name":"Christian","full_name":"G. Zoellin, Christian","last_name":"G. Zoellin"},{"last_name":"Wunderlich","first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim"},{"last_name":"Ludwig","first_name":"Stefan","full_name":"Ludwig, Stefan"},{"last_name":"Coym","first_name":"Torsten","full_name":"Coym, Torsten"},{"full_name":"Straube, Bernd","first_name":"Bernd","last_name":"Straube"}],"publication":"Informacije MIDEM, Ljubljana (Invited Paper)","department":[{"_id":"48"}],"issue":"4 (124)","_id":"13036","date_updated":"2022-05-11T16:36:10Z","intvolume":" 37","type":"journal_article","year":"2007","citation":{"mla":"Hellebrand, Sybille, et al. “Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance.” Informacije MIDEM, Ljubljana (Invited Paper), vol. 37, no. 4 (124), 2007, pp. 212–19.","bibtex":"@article{Hellebrand_G. Zoellin_Wunderlich_Ludwig_Coym_Straube_2007, title={Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance}, volume={37}, number={4 (124)}, journal={Informacije MIDEM, Ljubljana (Invited Paper)}, author={Hellebrand, Sybille and G. Zoellin, Christian and Wunderlich, Hans-Joachim and Ludwig, Stefan and Coym, Torsten and Straube, Bernd}, year={2007}, pages={212–219} }","chicago":"Hellebrand, Sybille, Christian G. Zoellin, Hans-Joachim Wunderlich, Stefan Ludwig, Torsten Coym, and Bernd Straube. “Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance.” Informacije MIDEM, Ljubljana (Invited Paper) 37, no. 4 (124) (2007): 212–19.","apa":"Hellebrand, S., G. Zoellin, C., Wunderlich, H.-J., Ludwig, S., Coym, T., & Straube, B. (2007). Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance. Informacije MIDEM, Ljubljana (Invited Paper), 37(4 (124)), 212–219.","ama":"Hellebrand S, G. Zoellin C, Wunderlich H-J, Ludwig S, Coym T, Straube B. Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance. Informacije MIDEM, Ljubljana (Invited Paper). 2007;37(4 (124)):212-219.","ieee":"S. Hellebrand, C. G. Zoellin, H.-J. Wunderlich, S. Ludwig, T. Coym, and B. Straube, “Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance,” Informacije MIDEM, Ljubljana (Invited Paper), vol. 37, no. 4 (124), pp. 212–219, 2007.","short":"S. Hellebrand, C. G. Zoellin, H.-J. Wunderlich, S. Ludwig, T. Coym, B. Straube, Informacije MIDEM, Ljubljana (Invited Paper) 37 (2007) 212–219."},"page":"212-219","language":[{"iso":"eng"}]},{"issue":"2","_id":"13044","date_updated":"2022-05-11T16:37:57Z","intvolume":" 1","year":"2007","type":"journal_article","citation":{"short":"M. Ali, S. Hessler, M. Welzl, S. Hellebrand, International Journal on High Performance Systems Architecture 1 (2007) 113–123.","ieee":"M. Ali, S. Hessler, M. Welzl, and S. Hellebrand, “An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip,” International Journal on High Performance Systems Architecture, vol. 1, no. 2, pp. 113–123, 2007.","apa":"Ali, M., Hessler, S., Welzl, M., & Hellebrand, S. (2007). An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip. International Journal on High Performance Systems Architecture, 1(2), 113–123.","ama":"Ali M, Hessler S, Welzl M, Hellebrand S. An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip. International Journal on High Performance Systems Architecture. 2007;1(2):113-123.","chicago":"Ali, Muhammad, Sven Hessler, Michael Welzl, and Sybille Hellebrand. “An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip.” International Journal on High Performance Systems Architecture 1, no. 2 (2007): 113–23.","mla":"Ali, Muhammad, et al. “An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip.” International Journal on High Performance Systems Architecture, vol. 1, no. 2, 2007, pp. 113–23.","bibtex":"@article{Ali_Hessler_Welzl_Hellebrand_2007, title={An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip}, volume={1}, number={2}, journal={International Journal on High Performance Systems Architecture}, author={Ali, Muhammad and Hessler, Sven and Welzl, Michael and Hellebrand, Sybille}, year={2007}, pages={113–123} }"},"page":"113-123","language":[{"iso":"eng"}],"title":"An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip","user_id":"209","volume":1,"status":"public","date_created":"2019-08-28T10:44:52Z","author":[{"full_name":"Ali, Muhammad","first_name":"Muhammad","last_name":"Ali"},{"first_name":"Sven","full_name":"Hessler, Sven","last_name":"Hessler"},{"last_name":"Welzl","first_name":"Michael","full_name":"Welzl, Michael"},{"last_name":"Hellebrand","id":"209","first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939"}],"department":[{"_id":"48"}],"publication":"International Journal on High Performance Systems Architecture"},{"user_id":"209","title":"A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip","place":"Las Vegas, Nevada, USA","status":"public","date_created":"2019-08-28T10:42:27Z","author":[{"last_name":"Ali","first_name":"Muhammad","full_name":"Ali, Muhammad"},{"full_name":"Welzl, Michael","first_name":"Michael","last_name":"Welzl"},{"full_name":"Hessler, Sven","first_name":"Sven","last_name":"Hessler"},{"id":"209","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille"}],"publication":"4th International Conference on Information Technology: New Generations (ITNG'07)","department":[{"_id":"48"}],"_id":"13040","date_updated":"2022-05-11T16:36:42Z","language":[{"iso":"eng"}],"citation":{"ieee":"M. Ali, M. Welzl, S. Hessler, and S. Hellebrand, “A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip,” in 4th International Conference on Information Technology: New Generations (ITNG’07), 2007, pp. 1027–1032.","short":"M. Ali, M. Welzl, S. Hessler, S. Hellebrand, in: 4th International Conference on Information Technology: New Generations (ITNG’07), Las Vegas, Nevada, USA, 2007, pp. 1027–1032.","bibtex":"@inproceedings{Ali_Welzl_Hessler_Hellebrand_2007, place={Las Vegas, Nevada, USA}, title={A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip}, booktitle={4th International Conference on Information Technology: New Generations (ITNG’07)}, author={Ali, Muhammad and Welzl, Michael and Hessler, Sven and Hellebrand, Sybille}, year={2007}, pages={1027–1032} }","mla":"Ali, Muhammad, et al. “A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip.” 4th International Conference on Information Technology: New Generations (ITNG’07), 2007, pp. 1027–32.","ama":"Ali M, Welzl M, Hessler S, Hellebrand S. A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip. In: 4th International Conference on Information Technology: New Generations (ITNG’07). ; 2007:1027-1032.","apa":"Ali, M., Welzl, M., Hessler, S., & Hellebrand, S. (2007). A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip. 4th International Conference on Information Technology: New Generations (ITNG’07), 1027–1032.","chicago":"Ali, Muhammad, Michael Welzl, Sven Hessler, and Sybille Hellebrand. “A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip.” In 4th International Conference on Information Technology: New Generations (ITNG’07), 1027–32. Las Vegas, Nevada, USA, 2007."},"type":"conference","year":"2007","page":"1027-1032"},{"author":[{"full_name":"Becker, Bernd","first_name":"Bernd","last_name":"Becker"},{"first_name":"Ilia","full_name":"Polian, Ilia","last_name":"Polian"},{"orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"last_name":"Straube","first_name":"Bernd","full_name":"Straube, Bernd"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"department":[{"_id":"48"}],"publication":"1. GMM/GI/ITG-Fachtagung \"Zuverlässigkeit und Entwurf\"","status":"public","date_created":"2019-08-28T10:42:28Z","place":"Munich, Germany","title":"Test und Zuverlässigkeit nanoelektronischer Systeme","user_id":"209","citation":{"apa":"Becker, B., Polian, I., Hellebrand, S., Straube, B., & Wunderlich, H.-J. (2007). Test und Zuverlässigkeit nanoelektronischer Systeme. 1. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.”","ama":"Becker B, Polian I, Hellebrand S, Straube B, Wunderlich H-J. Test und Zuverlässigkeit nanoelektronischer Systeme. In: 1. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” ; 2007.","chicago":"Becker, Bernd, Ilia Polian, Sybille Hellebrand, Bernd Straube, and Hans-Joachim Wunderlich. “Test Und Zuverlässigkeit Nanoelektronischer Systeme.” In 1. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” Munich, Germany, 2007.","mla":"Becker, Bernd, et al. “Test Und Zuverlässigkeit Nanoelektronischer Systeme.” 1. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2007.","bibtex":"@inproceedings{Becker_Polian_Hellebrand_Straube_Wunderlich_2007, place={Munich, Germany}, title={Test und Zuverlässigkeit nanoelektronischer Systeme}, booktitle={1. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}, author={Becker, Bernd and Polian, Ilia and Hellebrand, Sybille and Straube, Bernd and Wunderlich, Hans-Joachim}, year={2007} }","short":"B. Becker, I. Polian, S. Hellebrand, B. Straube, H.-J. Wunderlich, in: 1. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” Munich, Germany, 2007.","ieee":"B. Becker, I. Polian, S. Hellebrand, B. Straube, and H.-J. Wunderlich, “Test und Zuverlässigkeit nanoelektronischer Systeme,” 2007."},"type":"conference","year":"2007","language":[{"iso":"eng"}],"_id":"13041","date_updated":"2022-05-11T16:37:22Z"},{"status":"public","date_created":"2019-08-28T10:44:53Z","volume":48,"author":[{"first_name":"Bernd","full_name":"Becker, Bernd","last_name":"Becker"},{"last_name":"Polian","full_name":"Polian, Ilia","first_name":"Ilia"},{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"last_name":"Straube","first_name":"Bernd","full_name":"Straube, Bernd"},{"full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim","last_name":"Wunderlich"}],"department":[{"_id":"48"}],"publication":"it - Information Technology","user_id":"209","title":"DFG-Projekt RealTest - Test und Zuverlässigkeit nanoelektronischer Systeme","language":[{"iso":"eng"}],"citation":{"bibtex":"@article{Becker_Polian_Hellebrand_Straube_Wunderlich_2006, title={DFG-Projekt RealTest - Test und Zuverlässigkeit nanoelektronischer Systeme}, volume={48}, number={5}, journal={it - Information Technology}, author={Becker, Bernd and Polian, Ilia and Hellebrand, Sybille and Straube, Bernd and Wunderlich, Hans-Joachim}, year={2006}, pages={305–311} }","mla":"Becker, Bernd, et al. “DFG-Projekt RealTest - Test Und Zuverlässigkeit Nanoelektronischer Systeme.” It - Information Technology, vol. 48, no. 5, 2006, pp. 305–11.","ama":"Becker B, Polian I, Hellebrand S, Straube B, Wunderlich H-J. DFG-Projekt RealTest - Test und Zuverlässigkeit nanoelektronischer Systeme. it - Information Technology. 2006;48(5):305-311.","apa":"Becker, B., Polian, I., Hellebrand, S., Straube, B., & Wunderlich, H.-J. (2006). DFG-Projekt RealTest - Test und Zuverlässigkeit nanoelektronischer Systeme. It - Information Technology, 48(5), 305–311.","chicago":"Becker, Bernd, Ilia Polian, Sybille Hellebrand, Bernd Straube, and Hans-Joachim Wunderlich. “DFG-Projekt RealTest - Test Und Zuverlässigkeit Nanoelektronischer Systeme.” It - Information Technology 48, no. 5 (2006): 305–11.","ieee":"B. Becker, I. Polian, S. Hellebrand, B. Straube, and H.-J. Wunderlich, “DFG-Projekt RealTest - Test und Zuverlässigkeit nanoelektronischer Systeme,” it - Information Technology, vol. 48, no. 5, pp. 305–311, 2006.","short":"B. Becker, I. Polian, S. Hellebrand, B. Straube, H.-J. Wunderlich, It - Information Technology 48 (2006) 305–311."},"year":"2006","type":"journal_article","page":"305-311","issue":"5","_id":"13045","date_updated":"2022-05-11T16:38:35Z","intvolume":" 48"},{"date_created":"2019-08-28T10:45:55Z","status":"public","department":[{"_id":"48"}],"keyword":["WORKSHOP"],"author":[{"last_name":"Oehler","full_name":"Oehler, Philipp","first_name":"Philipp"},{"full_name":"Hellebrand, Sybille","first_name":"Sybille","last_name":"Hellebrand"}],"title":"A Low Power Design for Embedded DRAMs with Online Consistency Checking","user_id":"659","place":"Kleinheubachertagung 2005, Miltenberg, Germany","citation":{"short":"P. Oehler, S. Hellebrand, A Low Power Design for Embedded DRAMs with Online Consistency Checking, Kleinheubachertagung 2005, Miltenberg, Germany, 2005.","ieee":"P. Oehler and S. Hellebrand, A Low Power Design for Embedded DRAMs with Online Consistency Checking. Kleinheubachertagung 2005, Miltenberg, Germany, 2005.","ama":"Oehler P, Hellebrand S. A Low Power Design for Embedded DRAMs with Online Consistency Checking. Kleinheubachertagung 2005, Miltenberg, Germany; 2005.","apa":"Oehler, P., & Hellebrand, S. (2005). A Low Power Design for Embedded DRAMs with Online Consistency Checking. Kleinheubachertagung 2005, Miltenberg, Germany.","chicago":"Oehler, Philipp, and Sybille Hellebrand. A Low Power Design for Embedded DRAMs with Online Consistency Checking. Kleinheubachertagung 2005, Miltenberg, Germany, 2005.","bibtex":"@book{Oehler_Hellebrand_2005, place={Kleinheubachertagung 2005, Miltenberg, Germany}, title={A Low Power Design for Embedded DRAMs with Online Consistency Checking}, author={Oehler, Philipp and Hellebrand, Sybille}, year={2005} }","mla":"Oehler, Philipp, and Sybille Hellebrand. A Low Power Design for Embedded DRAMs with Online Consistency Checking. 2005."},"type":"misc","year":"2005","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:51:27Z","_id":"13046"},{"language":[{"iso":"eng"}],"type":"misc","citation":{"bibtex":"@book{Ali_Welzl_Hellebrand_2005, place={17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria}, title={Dynamic Routing: A Prerequisite for Reliable NoCs}, author={Ali, Muhammad and Welzl, Michael and Hellebrand, Sybille}, year={2005} }","mla":"Ali, Muhammad, et al. Dynamic Routing: A Prerequisite for Reliable NoCs. 2005.","chicago":"Ali, Muhammad, Michael Welzl, and Sybille Hellebrand. Dynamic Routing: A Prerequisite for Reliable NoCs. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria, 2005.","apa":"Ali, M., Welzl, M., & Hellebrand, S. (2005). Dynamic Routing: A Prerequisite for Reliable NoCs. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria.","ama":"Ali M, Welzl M, Hellebrand S. Dynamic Routing: A Prerequisite for Reliable NoCs. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria; 2005.","ieee":"M. Ali, M. Welzl, and S. Hellebrand, Dynamic Routing: A Prerequisite for Reliable NoCs. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria, 2005.","short":"M. Ali, M. Welzl, S. Hellebrand, Dynamic Routing: A Prerequisite for Reliable NoCs, 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria, 2005."},"year":"2005","_id":"13101","date_updated":"2022-01-06T06:51:28Z","status":"public","date_created":"2019-08-28T12:22:23Z","author":[{"last_name":"Ali","full_name":"Ali, Muhammad","first_name":"Muhammad"},{"last_name":"Welzl","first_name":"Michael","full_name":"Welzl, Michael"},{"last_name":"Hellebrand","id":"209","first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939"}],"keyword":["WORKSHOP"],"department":[{"_id":"48"}],"user_id":"659","title":"Dynamic Routing: A Prerequisite for Reliable NoCs","place":"17th GI/ITG/GMM Workshop \"Testmethoden und Zuverlässigkeit von Schaltungen und Systemen\", Innsbruck, Austria","extern":"1"},{"language":[{"iso":"eng"}],"citation":{"ieee":"P. Oehler and S. Hellebrand, Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria, 2005.","short":"P. Oehler, S. Hellebrand, Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study, 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria, 2005.","mla":"Oehler, Philipp, and Sybille Hellebrand. Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study. 2005.","bibtex":"@book{Oehler_Hellebrand_2005, place={17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria}, title={Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study}, author={Oehler, Philipp and Hellebrand, Sybille}, year={2005} }","chicago":"Oehler, Philipp, and Sybille Hellebrand. Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria, 2005.","ama":"Oehler P, Hellebrand S. Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria; 2005.","apa":"Oehler, P., & Hellebrand, S. (2005). Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria."},"year":"2005","type":"misc","_id":"13102","date_updated":"2022-01-06T06:51:28Z","author":[{"last_name":"Oehler","full_name":"Oehler, Philipp","first_name":"Philipp"},{"last_name":"Hellebrand","id":"209","first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939"}],"department":[{"_id":"48"}],"keyword":["WORKSHOP"],"status":"public","date_created":"2019-08-28T12:23:10Z","place":"17th GI/ITG/GMM Workshop \"Testmethoden und Zuverlässigkeit von Schaltungen und Systemen\", Innsbruck, Austria","user_id":"659","title":"Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study"},{"title":"Considerations for Fault-Tolerant Networks on Chips","user_id":"209","place":"Islamabad, Pakistan","status":"public","date_created":"2019-08-28T10:20:55Z","author":[{"full_name":"Ali, Muhammad","first_name":"Muhammad","last_name":"Ali"},{"last_name":"Welzl","full_name":"Welzl, Michael","first_name":"Michael"},{"first_name":"Martin","full_name":"Zwicknagl, Martin","last_name":"Zwicknagl"},{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"}],"publisher":"IEEE","publication":"IEEE International Conference on Microelectronics (ICM'05)","department":[{"_id":"48"}],"doi":"10.1109/icm.2005.1590063","_id":"12999","date_updated":"2022-05-11T16:39:50Z","citation":{"ieee":"M. Ali, M. Welzl, M. Zwicknagl, and S. Hellebrand, “Considerations for Fault-Tolerant Networks on Chips,” 2005, doi: 10.1109/icm.2005.1590063.","short":"M. Ali, M. Welzl, M. Zwicknagl, S. Hellebrand, in: IEEE International Conference on Microelectronics (ICM’05), IEEE, Islamabad, Pakistan, 2005.","bibtex":"@inproceedings{Ali_Welzl_Zwicknagl_Hellebrand_2005, place={Islamabad, Pakistan}, title={Considerations for Fault-Tolerant Networks on Chips}, DOI={10.1109/icm.2005.1590063}, booktitle={IEEE International Conference on Microelectronics (ICM’05)}, publisher={IEEE}, author={Ali, Muhammad and Welzl, Michael and Zwicknagl, Martin and Hellebrand, Sybille}, year={2005} }","mla":"Ali, Muhammad, et al. “Considerations for Fault-Tolerant Networks on Chips.” IEEE International Conference on Microelectronics (ICM’05), IEEE, 2005, doi:10.1109/icm.2005.1590063.","chicago":"Ali, Muhammad, Michael Welzl, Martin Zwicknagl, and Sybille Hellebrand. “Considerations for Fault-Tolerant Networks on Chips.” In IEEE International Conference on Microelectronics (ICM’05). Islamabad, Pakistan: IEEE, 2005. https://doi.org/10.1109/icm.2005.1590063.","ama":"Ali M, Welzl M, Zwicknagl M, Hellebrand S. Considerations for Fault-Tolerant Networks on Chips. In: IEEE International Conference on Microelectronics (ICM’05). IEEE; 2005. doi:10.1109/icm.2005.1590063","apa":"Ali, M., Welzl, M., Zwicknagl, M., & Hellebrand, S. (2005). Considerations for Fault-Tolerant Networks on Chips. IEEE International Conference on Microelectronics (ICM’05). https://doi.org/10.1109/icm.2005.1590063"},"type":"conference","year":"2005","language":[{"iso":"eng"}]},{"date_created":"2019-08-28T10:20:56Z","status":"public","department":[{"_id":"48"}],"publication":"10th IEEE European Test Symposium (ETS'05)","publisher":"IEEE","author":[{"first_name":"Philipp","full_name":"Oehler, Philipp","last_name":"Oehler"},{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"}],"user_id":"209","title":"Low Power Embedded DRAMs with High Quality Error Correcting Capabilities","place":"Tallinn, Estonia","language":[{"iso":"eng"}],"page":"148-153","citation":{"apa":"Oehler, P., & Hellebrand, S. (2005). Low Power Embedded DRAMs with High Quality Error Correcting Capabilities. 10th IEEE European Test Symposium (ETS’05), 148–153. https://doi.org/10.1109/ets.2005.28","ama":"Oehler P, Hellebrand S. Low Power Embedded DRAMs with High Quality Error Correcting Capabilities. In: 10th IEEE European Test Symposium (ETS’05). IEEE; 2005:148-153. doi:10.1109/ets.2005.28","chicago":"Oehler, Philipp, and Sybille Hellebrand. “Low Power Embedded DRAMs with High Quality Error Correcting Capabilities.” In 10th IEEE European Test Symposium (ETS’05), 148–53. Tallinn, Estonia: IEEE, 2005. https://doi.org/10.1109/ets.2005.28.","bibtex":"@inproceedings{Oehler_Hellebrand_2005, place={Tallinn, Estonia}, title={Low Power Embedded DRAMs with High Quality Error Correcting Capabilities}, DOI={10.1109/ets.2005.28}, booktitle={10th IEEE European Test Symposium (ETS’05)}, publisher={IEEE}, author={Oehler, Philipp and Hellebrand, Sybille}, year={2005}, pages={148–153} }","mla":"Oehler, Philipp, and Sybille Hellebrand. “Low Power Embedded DRAMs with High Quality Error Correcting Capabilities.” 10th IEEE European Test Symposium (ETS’05), IEEE, 2005, pp. 148–53, doi:10.1109/ets.2005.28.","short":"P. Oehler, S. Hellebrand, in: 10th IEEE European Test Symposium (ETS’05), IEEE, Tallinn, Estonia, 2005, pp. 148–153.","ieee":"P. Oehler and S. Hellebrand, “Low Power Embedded DRAMs with High Quality Error Correcting Capabilities,” in 10th IEEE European Test Symposium (ETS’05), 2005, pp. 148–153, doi: 10.1109/ets.2005.28."},"type":"conference","year":"2005","doi":"10.1109/ets.2005.28","date_updated":"2022-05-11T16:40:36Z","_id":"13000"},{"status":"public","date_created":"2019-08-28T10:19:55Z","author":[{"last_name":"Ali","full_name":"Ali, Muhammad","first_name":"Muhammad"},{"last_name":"Welzl","full_name":"Welzl, Michael","first_name":"Michael"},{"id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","first_name":"Sybille"}],"publisher":"IEEE","publication":"23rd IEEE NORCHIP Conference","department":[{"_id":"48"}],"title":"A Dynamic Routing Mechanism for Network on Chip","user_id":"209","place":"Oulu, Finland","citation":{"apa":"Ali, M., Welzl, M., & Hellebrand, S. (2005). A Dynamic Routing Mechanism for Network on Chip. 23rd IEEE NORCHIP Conference, 70–73. https://doi.org/10.1109/norchp.2005.1596991","ama":"Ali M, Welzl M, Hellebrand S. A Dynamic Routing Mechanism for Network on Chip. In: 23rd IEEE NORCHIP Conference. IEEE; 2005:70-73. doi:10.1109/norchp.2005.1596991","chicago":"Ali, Muhammad, Michael Welzl, and Sybille Hellebrand. “A Dynamic Routing Mechanism for Network on Chip.” In 23rd IEEE NORCHIP Conference, 70–73. Oulu, Finland: IEEE, 2005. https://doi.org/10.1109/norchp.2005.1596991.","bibtex":"@inproceedings{Ali_Welzl_Hellebrand_2005, place={Oulu, Finland}, title={A Dynamic Routing Mechanism for Network on Chip}, DOI={10.1109/norchp.2005.1596991}, booktitle={23rd IEEE NORCHIP Conference}, publisher={IEEE}, author={Ali, Muhammad and Welzl, Michael and Hellebrand, Sybille}, year={2005}, pages={70–73} }","mla":"Ali, Muhammad, et al. “A Dynamic Routing Mechanism for Network on Chip.” 23rd IEEE NORCHIP Conference, IEEE, 2005, pp. 70–73, doi:10.1109/norchp.2005.1596991.","short":"M. Ali, M. Welzl, S. Hellebrand, in: 23rd IEEE NORCHIP Conference, IEEE, Oulu, Finland, 2005, pp. 70–73.","ieee":"M. Ali, M. Welzl, and S. Hellebrand, “A Dynamic Routing Mechanism for Network on Chip,” in 23rd IEEE NORCHIP Conference, 2005, pp. 70–73, doi: 10.1109/norchp.2005.1596991."},"type":"conference","year":"2005","page":"70-73","language":[{"iso":"eng"}],"doi":"10.1109/norchp.2005.1596991","_id":"12998","date_updated":"2022-05-11T16:39:14Z"},{"_id":"13071","date_updated":"2022-01-06T06:51:28Z","language":[{"iso":"eng"}],"citation":{"mla":"Liu Jing, Michelle, et al. “Sensor Networks with More Features Using Less Hardware.” {GOR/NGB Conference Tilburg 2004}, 2004.","bibtex":"@inproceedings{Liu Jing_Ruehrup_Schindelhauer_Volbert_Dierkes_Bellgardt_Ibers_Hilleringmann_2004, place={Tilburg, Netherlands}, title={Sensor Networks with More Features Using Less Hardware}, booktitle={{GOR/NGB Conference Tilburg 2004}}, author={Liu Jing, Michelle and Ruehrup, Stefan and Schindelhauer, Christian and Volbert, Klaus and Dierkes, Martin and Bellgardt, Andreas and Ibers, Rüdiger and Hilleringmann, Ulrich}, year={2004} }","ama":"Liu Jing M, Ruehrup S, Schindelhauer C, et al. Sensor Networks with More Features Using Less Hardware. In: {GOR/NGB Conference Tilburg 2004}. Tilburg, Netherlands; 2004.","apa":"Liu Jing, M., Ruehrup, S., Schindelhauer, C., Volbert, K., Dierkes, M., Bellgardt, A., … Hilleringmann, U. (2004). Sensor Networks with More Features Using Less Hardware. In {GOR/NGB Conference Tilburg 2004}. Tilburg, Netherlands.","chicago":"Liu Jing, Michelle, Stefan Ruehrup, Christian Schindelhauer, Klaus Volbert, Martin Dierkes, Andreas Bellgardt, Rüdiger Ibers, and Ulrich Hilleringmann. “Sensor Networks with More Features Using Less Hardware.” In {GOR/NGB Conference Tilburg 2004}. Tilburg, Netherlands, 2004.","ieee":"M. Liu Jing et al., “Sensor Networks with More Features Using Less Hardware,” in {GOR/NGB Conference Tilburg 2004}, 2004.","short":"M. Liu Jing, S. Ruehrup, C. Schindelhauer, K. Volbert, M. Dierkes, A. Bellgardt, R. Ibers, U. Hilleringmann, in: {GOR/NGB Conference Tilburg 2004}, Tilburg, Netherlands, 2004."},"year":"2004","type":"conference","place":"Tilburg, Netherlands","user_id":"14955","title":"Sensor Networks with More Features Using Less Hardware","department":[{"_id":"48"},{"_id":"63"}],"publication":"{GOR/NGB Conference Tilburg 2004}","author":[{"last_name":"Liu Jing","full_name":"Liu Jing, Michelle","first_name":"Michelle"},{"last_name":"Ruehrup","full_name":"Ruehrup, Stefan","first_name":"Stefan"},{"first_name":"Christian","full_name":"Schindelhauer, Christian","last_name":"Schindelhauer"},{"last_name":"Volbert","full_name":"Volbert, Klaus","first_name":"Klaus"},{"last_name":"Dierkes","first_name":"Martin","full_name":"Dierkes, Martin"},{"last_name":"Bellgardt","full_name":"Bellgardt, Andreas","first_name":"Andreas"},{"id":"659","last_name":"Ibers","full_name":"Ibers, Rüdiger","first_name":"Rüdiger"},{"full_name":"Hilleringmann, Ulrich","first_name":"Ulrich","last_name":"Hilleringmann"}],"date_created":"2019-08-28T11:58:24Z","status":"public"},{"department":[{"_id":"48"}],"author":[{"last_name":"Breu","full_name":"Breu, Ruth","first_name":"Ruth"},{"full_name":"Fahringer, Thomas","first_name":"Thomas","last_name":"Fahringer"},{"full_name":"Fensel, Dieter","first_name":"Dieter","last_name":"Fensel"},{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"full_name":"Middeldorp, Aart","first_name":"Aart","last_name":"Middeldorp"},{"last_name":"Scherzer","full_name":"Scherzer, Otmar","first_name":"Otmar"}],"date_created":"2019-08-28T12:20:52Z","status":"public","extern":"1","place":"OCG Journal, pp. 28-29","title":"Im Westen viel Neues - Informatik an der Universität Innsbruck","user_id":"659","year":"2004","type":"misc","citation":{"ieee":"R. Breu, T. Fahringer, D. Fensel, S. Hellebrand, A. Middeldorp, and O. Scherzer, Im Westen viel Neues - Informatik an der Universität Innsbruck. OCG Journal, pp. 28-29, 2004.","short":"R. Breu, T. Fahringer, D. Fensel, S. Hellebrand, A. Middeldorp, O. Scherzer, Im Westen Viel Neues - Informatik an Der Universität Innsbruck, OCG Journal, pp. 28-29, 2004.","mla":"Breu, Ruth, et al. Im Westen Viel Neues - Informatik an Der Universität Innsbruck. 2004.","bibtex":"@book{Breu_Fahringer_Fensel_Hellebrand_Middeldorp_Scherzer_2004, place={OCG Journal, pp. 28-29}, title={Im Westen viel Neues - Informatik an der Universität Innsbruck}, author={Breu, Ruth and Fahringer, Thomas and Fensel, Dieter and Hellebrand, Sybille and Middeldorp, Aart and Scherzer, Otmar}, year={2004} }","chicago":"Breu, Ruth, Thomas Fahringer, Dieter Fensel, Sybille Hellebrand, Aart Middeldorp, and Otmar Scherzer. Im Westen Viel Neues - Informatik an Der Universität Innsbruck. OCG Journal, pp. 28-29, 2004.","apa":"Breu, R., Fahringer, T., Fensel, D., Hellebrand, S., Middeldorp, A., & Scherzer, O. (2004). Im Westen viel Neues - Informatik an der Universität Innsbruck. OCG Journal, pp. 28-29.","ama":"Breu R, Fahringer T, Fensel D, Hellebrand S, Middeldorp A, Scherzer O. Im Westen Viel Neues - Informatik an Der Universität Innsbruck. OCG Journal, pp. 28-29; 2004."},"language":[{"iso":"eng"}],"_id":"13099","date_updated":"2022-01-06T06:51:28Z"},{"user_id":"659","title":"Data Compression for Multiple Scan Chains Using Dictionaries with Corrections","place":"9th IEEE European Test Symposium, Ajaccio, Corsica, France","extern":"1","status":"public","date_created":"2019-08-28T12:21:58Z","author":[{"first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209"},{"first_name":"Armin","full_name":"Wuertenberger, Armin","last_name":"Wuertenberger"},{"last_name":"S. Tautermann","first_name":"Christofer","full_name":"S. Tautermann, Christofer"}],"department":[{"_id":"48"}],"keyword":["WORKSHOP"],"_id":"13100","date_updated":"2022-01-06T06:51:28Z","language":[{"iso":"eng"}],"citation":{"chicago":"Hellebrand, Sybille, Armin Wuertenberger, and Christofer S. Tautermann. Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. 9th IEEE European Test Symposium, Ajaccio, Corsica, France, 2004.","apa":"Hellebrand, S., Wuertenberger, A., & S. Tautermann, C. (2004). Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. 9th IEEE European Test Symposium, Ajaccio, Corsica, France.","ama":"Hellebrand S, Wuertenberger A, S. Tautermann C. Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. 9th IEEE European Test Symposium, Ajaccio, Corsica, France; 2004.","bibtex":"@book{Hellebrand_Wuertenberger_S. Tautermann_2004, place={9th IEEE European Test Symposium, Ajaccio, Corsica, France}, title={Data Compression for Multiple Scan Chains Using Dictionaries with Corrections}, author={Hellebrand, Sybille and Wuertenberger, Armin and S. Tautermann, Christofer}, year={2004} }","mla":"Hellebrand, Sybille, et al. Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. 2004.","short":"S. Hellebrand, A. Wuertenberger, C. S. Tautermann, Data Compression for Multiple Scan Chains Using Dictionaries with Corrections, 9th IEEE European Test Symposium, Ajaccio, Corsica, France, 2004.","ieee":"S. Hellebrand, A. Wuertenberger, and C. S. Tautermann, Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. 9th IEEE European Test Symposium, Ajaccio, Corsica, France, 2004."},"year":"2004","type":"misc"},{"doi":"10.1109/test.2004.1387357","date_updated":"2022-05-11T16:41:16Z","_id":"13001","language":[{"iso":"eng"}],"page":"926-935","year":"2004","type":"conference","citation":{"ama":"Wuertenberger A, S. Tautermann C, Hellebrand S. Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. In: IEEE International Test Conference (ITC’04). IEEE; 2004:926-935. doi:10.1109/test.2004.1387357","apa":"Wuertenberger, A., S. Tautermann, C., & Hellebrand, S. (2004). Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. IEEE International Test Conference (ITC’04), 926–935. https://doi.org/10.1109/test.2004.1387357","chicago":"Wuertenberger, Armin, Christofer S. Tautermann, and Sybille Hellebrand. “Data Compression for Multiple Scan Chains Using Dictionaries with Corrections.” In IEEE International Test Conference (ITC’04), 926–35. Charlotte, NC, USA: IEEE, 2004. https://doi.org/10.1109/test.2004.1387357.","mla":"Wuertenberger, Armin, et al. “Data Compression for Multiple Scan Chains Using Dictionaries with Corrections.” IEEE International Test Conference (ITC’04), IEEE, 2004, pp. 926–35, doi:10.1109/test.2004.1387357.","bibtex":"@inproceedings{Wuertenberger_S. Tautermann_Hellebrand_2004, place={Charlotte, NC, USA}, title={Data Compression for Multiple Scan Chains Using Dictionaries with Corrections}, DOI={10.1109/test.2004.1387357}, booktitle={IEEE International Test Conference (ITC’04)}, publisher={IEEE}, author={Wuertenberger, Armin and S. Tautermann, Christofer and Hellebrand, Sybille}, year={2004}, pages={926–935} }","short":"A. Wuertenberger, C. S. Tautermann, S. Hellebrand, in: IEEE International Test Conference (ITC’04), IEEE, Charlotte, NC, USA, 2004, pp. 926–935.","ieee":"A. Wuertenberger, C. S. Tautermann, and S. Hellebrand, “Data Compression for Multiple Scan Chains Using Dictionaries with Corrections,” in IEEE International Test Conference (ITC’04), 2004, pp. 926–935, doi: 10.1109/test.2004.1387357."},"user_id":"209","title":"Data Compression for Multiple Scan Chains Using Dictionaries with Corrections","place":"Charlotte, NC, USA","extern":"1","date_created":"2019-08-28T10:20:57Z","status":"public","publication":"IEEE International Test Conference (ITC'04)","department":[{"_id":"48"}],"publisher":"IEEE","author":[{"last_name":"Wuertenberger","full_name":"Wuertenberger, Armin","first_name":"Armin"},{"full_name":"S. Tautermann, Christofer","first_name":"Christofer","last_name":"S. Tautermann"},{"last_name":"Hellebrand","id":"209","first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille"}]},{"author":[{"full_name":"Breu, Ruth","first_name":"Ruth","last_name":"Breu"},{"first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209"},{"full_name":"Welzl, Michael","first_name":"Michael","last_name":"Welzl"}],"department":[{"_id":"48"}],"status":"public","date_created":"2019-08-28T12:20:20Z","extern":"1","place":"Handouts ACS/IEEE Workshop on Practice and Experience with Java in Education, Tunis, Tunisia","title":"Experiences from Teaching Software Development in a Java Environment","user_id":"659","type":"misc","year":"2003","citation":{"short":"R. Breu, S. Hellebrand, M. Welzl, Experiences from Teaching Software Development in a Java Environment, Handouts ACS/IEEE Workshop on Practice and Experience with Java in Education, Tunis, Tunisia, 2003.","ieee":"R. Breu, S. Hellebrand, and M. Welzl, Experiences from Teaching Software Development in a Java Environment. Handouts ACS/IEEE Workshop on Practice and Experience with Java in Education, Tunis, Tunisia, 2003.","apa":"Breu, R., Hellebrand, S., & Welzl, M. (2003). Experiences from Teaching Software Development in a Java Environment. Handouts ACS/IEEE Workshop on Practice and Experience with Java in Education, Tunis, Tunisia.","ama":"Breu R, Hellebrand S, Welzl M. Experiences from Teaching Software Development in a Java Environment. Handouts ACS/IEEE Workshop on Practice and Experience with Java in Education, Tunis, Tunisia; 2003.","chicago":"Breu, Ruth, Sybille Hellebrand, and Michael Welzl. Experiences from Teaching Software Development in a Java Environment. Handouts ACS/IEEE Workshop on Practice and Experience with Java in Education, Tunis, Tunisia, 2003.","bibtex":"@book{Breu_Hellebrand_Welzl_2003, place={Handouts ACS/IEEE Workshop on Practice and Experience with Java in Education, Tunis, Tunisia}, title={Experiences from Teaching Software Development in a Java Environment}, author={Breu, Ruth and Hellebrand, Sybille and Welzl, Michael}, year={2003} }","mla":"Breu, Ruth, et al. Experiences from Teaching Software Development in a Java Environment. 2003."},"language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:51:28Z","_id":"13098"},{"department":[{"_id":"48"}],"publication":"IEEE International Test Conference (ITC'03)","author":[{"last_name":"Wuertenberger","full_name":"Wuertenberger, Armin","first_name":"Armin"},{"last_name":"S. Tautermann","full_name":"S. Tautermann, Christofer","first_name":"Christofer"},{"first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209"}],"publisher":"IEEE","date_created":"2019-08-28T10:23:18Z","status":"public","place":"Charlotte, NC, USA","extern":"1","user_id":"209","title":"A Hybrid Coding Strategy for Optimized Test Data Compression","language":[{"iso":"eng"}],"page":"451-459","citation":{"chicago":"Wuertenberger, Armin, Christofer S. Tautermann, and Sybille Hellebrand. “A Hybrid Coding Strategy for Optimized Test Data Compression.” In IEEE International Test Conference (ITC’03), 451–59. Charlotte, NC, USA: IEEE, 2003. https://doi.org/10.1109/test.2003.1270870.","apa":"Wuertenberger, A., S. Tautermann, C., & Hellebrand, S. (2003). A Hybrid Coding Strategy for Optimized Test Data Compression. IEEE International Test Conference (ITC’03), 451–459. https://doi.org/10.1109/test.2003.1270870","ama":"Wuertenberger A, S. Tautermann C, Hellebrand S. A Hybrid Coding Strategy for Optimized Test Data Compression. In: IEEE International Test Conference (ITC’03). IEEE; 2003:451-459. doi:10.1109/test.2003.1270870","mla":"Wuertenberger, Armin, et al. “A Hybrid Coding Strategy for Optimized Test Data Compression.” IEEE International Test Conference (ITC’03), IEEE, 2003, pp. 451–59, doi:10.1109/test.2003.1270870.","bibtex":"@inproceedings{Wuertenberger_S. Tautermann_Hellebrand_2003, place={Charlotte, NC, USA}, title={A Hybrid Coding Strategy for Optimized Test Data Compression}, DOI={10.1109/test.2003.1270870}, booktitle={IEEE International Test Conference (ITC’03)}, publisher={IEEE}, author={Wuertenberger, Armin and S. Tautermann, Christofer and Hellebrand, Sybille}, year={2003}, pages={451–459} }","short":"A. Wuertenberger, C. S. Tautermann, S. Hellebrand, in: IEEE International Test Conference (ITC’03), IEEE, Charlotte, NC, USA, 2003, pp. 451–459.","ieee":"A. Wuertenberger, C. S. Tautermann, and S. Hellebrand, “A Hybrid Coding Strategy for Optimized Test Data Compression,” in IEEE International Test Conference (ITC’03), 2003, pp. 451–459, doi: 10.1109/test.2003.1270870."},"year":"2003","type":"conference","_id":"13002","date_updated":"2022-05-11T16:41:56Z","doi":"10.1109/test.2003.1270870"},{"_id":"13097","date_updated":"2022-01-06T06:51:28Z","type":"misc","year":"2002","citation":{"apa":"Hellebrand, S., & Wuertenberger, A. (2002). Alternating Run-Length Coding: A Technique for Improved Test Data Compression. IEEE International Workshop on Test Resource Partitioning, Baltimore, MD, USA.","ama":"Hellebrand S, Wuertenberger A. Alternating Run-Length Coding: A Technique for Improved Test Data Compression. IEEE International Workshop on Test Resource Partitioning, Baltimore, MD, USA; 2002.","chicago":"Hellebrand, Sybille, and Armin Wuertenberger. Alternating Run-Length Coding: A Technique for Improved Test Data Compression. IEEE International Workshop on Test Resource Partitioning, Baltimore, MD, USA, 2002.","bibtex":"@book{Hellebrand_Wuertenberger_2002, place={IEEE International Workshop on Test Resource Partitioning, Baltimore, MD, USA}, title={Alternating Run-Length Coding: A Technique for Improved Test Data Compression}, author={Hellebrand, Sybille and Wuertenberger, Armin}, year={2002} }","mla":"Hellebrand, Sybille, and Armin Wuertenberger. Alternating Run-Length Coding: A Technique for Improved Test Data Compression. 2002.","short":"S. Hellebrand, A. Wuertenberger, Alternating Run-Length Coding: A Technique for Improved Test Data Compression, IEEE International Workshop on Test Resource Partitioning, Baltimore, MD, USA, 2002.","ieee":"S. Hellebrand and A. Wuertenberger, Alternating Run-Length Coding: A Technique for Improved Test Data Compression. IEEE International Workshop on Test Resource Partitioning, Baltimore, MD, USA, 2002."},"language":[{"iso":"eng"}],"extern":"1","place":"IEEE International Workshop on Test Resource Partitioning, Baltimore, MD, USA","title":"Alternating Run-Length Coding: A Technique for Improved Test Data Compression","user_id":"659","keyword":["WORKSHOP"],"department":[{"_id":"48"}],"author":[{"first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","id":"209"},{"first_name":"Armin","full_name":"Wuertenberger, Armin","last_name":"Wuertenberger"}],"date_created":"2019-08-28T12:19:54Z","status":"public"},{"title":"Efficient Online and Offline Testing of Embedded DRAMs","user_id":"209","extern":"1","volume":51,"date_created":"2019-08-28T10:23:19Z","status":"public","publication":"IEEE Transactions on Computers","department":[{"_id":"48"}],"publisher":"IEEE","author":[{"id":"209","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"},{"first_name":"Alexander","full_name":"A. Ivaniuk, Alexander","last_name":"A. Ivaniuk"},{"first_name":"Yuri","full_name":"V. Klimets, Yuri","last_name":"V. Klimets"},{"first_name":"Vyacheslav","full_name":"N. Yarmolik, Vyacheslav","last_name":"N. Yarmolik"}],"doi":"10.1109/tc.2002.1017700","issue":"7","_id":"13003","date_updated":"2022-05-11T16:42:52Z","intvolume":" 51","page":"801-809","type":"journal_article","citation":{"short":"S. Hellebrand, H.-J. Wunderlich, A. A. Ivaniuk, Y. V. Klimets, V. N. Yarmolik, IEEE Transactions on Computers 51 (2002) 801–809.","ieee":"S. Hellebrand, H.-J. Wunderlich, A. A. Ivaniuk, Y. V. Klimets, and V. N. Yarmolik, “Efficient Online and Offline Testing of Embedded DRAMs,” IEEE Transactions on Computers, vol. 51, no. 7, pp. 801–809, 2002, doi: 10.1109/tc.2002.1017700.","apa":"Hellebrand, S., Wunderlich, H.-J., A. Ivaniuk, A., V. Klimets, Y., & N. Yarmolik, V. (2002). Efficient Online and Offline Testing of Embedded DRAMs. IEEE Transactions on Computers, 51(7), 801–809. https://doi.org/10.1109/tc.2002.1017700","ama":"Hellebrand S, Wunderlich H-J, A. Ivaniuk A, V. Klimets Y, N. Yarmolik V. Efficient Online and Offline Testing of Embedded DRAMs. IEEE Transactions on Computers. 2002;51(7):801-809. doi:10.1109/tc.2002.1017700","chicago":"Hellebrand, Sybille, Hans-Joachim Wunderlich, Alexander A. Ivaniuk, Yuri V. Klimets, and Vyacheslav N. Yarmolik. “Efficient Online and Offline Testing of Embedded DRAMs.” IEEE Transactions on Computers 51, no. 7 (2002): 801–9. https://doi.org/10.1109/tc.2002.1017700.","bibtex":"@article{Hellebrand_Wunderlich_A. Ivaniuk_V. Klimets_N. Yarmolik_2002, title={Efficient Online and Offline Testing of Embedded DRAMs}, volume={51}, DOI={10.1109/tc.2002.1017700}, number={7}, journal={IEEE Transactions on Computers}, publisher={IEEE}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim and A. Ivaniuk, Alexander and V. Klimets, Yuri and N. Yarmolik, Vyacheslav}, year={2002}, pages={801–809} }","mla":"Hellebrand, Sybille, et al. “Efficient Online and Offline Testing of Embedded DRAMs.” IEEE Transactions on Computers, vol. 51, no. 7, IEEE, 2002, pp. 801–09, doi:10.1109/tc.2002.1017700."},"year":"2002","language":[{"iso":"eng"}]},{"extern":"1","user_id":"209","title":"Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST","author":[{"last_name":"Hellebrand","id":"209","first_name":"Sybille","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939"},{"last_name":"Liang","full_name":"Liang, Hua-Guo","first_name":"Hua-Guo"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"}],"department":[{"_id":"48"}],"publication":"Journal of Electronic Testing - Theory and Applications (JETTA)","status":"public","date_created":"2019-08-28T11:57:39Z","volume":18,"_id":"13069","intvolume":" 18","date_updated":"2022-05-11T16:43:32Z","issue":"2","language":[{"iso":"eng"}],"type":"journal_article","year":"2002","citation":{"mla":"Hellebrand, Sybille, et al. “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST.” Journal of Electronic Testing - Theory and Applications (JETTA), vol. 18, no. 2, 2002, pp. 157–68.","bibtex":"@article{Hellebrand_Liang_Wunderlich_2002, title={Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST}, volume={18}, number={2}, journal={Journal of Electronic Testing - Theory and Applications (JETTA)}, author={Hellebrand, Sybille and Liang, Hua-Guo and Wunderlich, Hans-Joachim}, year={2002}, pages={157–168} }","ama":"Hellebrand S, Liang H-G, Wunderlich H-J. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. Journal of Electronic Testing - Theory and Applications (JETTA). 2002;18(2):157-168.","apa":"Hellebrand, S., Liang, H.-G., & Wunderlich, H.-J. (2002). Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. Journal of Electronic Testing - Theory and Applications (JETTA), 18(2), 157–168.","chicago":"Hellebrand, Sybille, Hua-Guo Liang, and Hans-Joachim Wunderlich. “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST.” Journal of Electronic Testing - Theory and Applications (JETTA) 18, no. 2 (2002): 157–68.","ieee":"S. Hellebrand, H.-G. Liang, and H.-J. Wunderlich, “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST,” Journal of Electronic Testing - Theory and Applications (JETTA), vol. 18, no. 2, pp. 157–168, 2002.","short":"S. Hellebrand, H.-G. Liang, H.-J. Wunderlich, Journal of Electronic Testing - Theory and Applications (JETTA) 18 (2002) 157–168."},"page":"157-168"},{"language":[{"iso":"eng"}],"type":"journal_article","year":"2002","citation":{"chicago":"Liang, Huaguo, Sybille Hellebrand, and Hans-Joachim Wunderlich. “A Mixed-Mode BIST Scheme Based on Folding Compression.” Journal on Computer Science and Technology 17, no. 2 (2002): 203–12.","ama":"Liang H, Hellebrand S, Wunderlich H-J. A Mixed-Mode BIST Scheme Based on Folding Compression. Journal on Computer Science and Technology. 2002;17(2):203-212.","apa":"Liang, H., Hellebrand, S., & Wunderlich, H.-J. (2002). A Mixed-Mode BIST Scheme Based on Folding Compression. Journal on Computer Science and Technology, 17(2), 203–212.","bibtex":"@article{Liang_Hellebrand_Wunderlich_2002, title={A Mixed-Mode BIST Scheme Based on Folding Compression}, volume={17}, number={2}, journal={Journal on Computer Science and Technology}, author={Liang, Huaguo and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2002}, pages={203–212} }","mla":"Liang, Huaguo, et al. “A Mixed-Mode BIST Scheme Based on Folding Compression.” Journal on Computer Science and Technology, vol. 17, no. 2, 2002, pp. 203–12.","short":"H. Liang, S. Hellebrand, H.-J. Wunderlich, Journal on Computer Science and Technology 17 (2002) 203–212.","ieee":"H. Liang, S. Hellebrand, and H.-J. Wunderlich, “A Mixed-Mode BIST Scheme Based on Folding Compression,” Journal on Computer Science and Technology, vol. 17, no. 2, pp. 203–212, 2002."},"page":"203-212","intvolume":" 17","_id":"13070","date_updated":"2022-05-11T16:45:18Z","issue":"2","author":[{"last_name":"Liang","full_name":"Liang, Huaguo","first_name":"Huaguo"},{"orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim","last_name":"Wunderlich"}],"publication":"Journal on Computer Science and Technology","department":[{"_id":"48"}],"status":"public","date_created":"2019-08-28T11:57:41Z","volume":17,"extern":"1","user_id":"209","title":"A Mixed-Mode BIST Scheme Based on Folding Compression"},{"date_updated":"2022-01-06T06:51:28Z","_id":"13096","citation":{"ieee":"H.-G. Liang, S. Hellebrand, and H.-J. Wunderlich, Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. IEEE European Test Workshop, Stockholm, Sweden, 2001.","short":"H.-G. Liang, S. Hellebrand, H.-J. Wunderlich, Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST, IEEE European Test Workshop, Stockholm, Sweden, 2001.","bibtex":"@book{Liang_Hellebrand_Wunderlich_2001, place={IEEE European Test Workshop, Stockholm, Sweden}, title={Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST}, author={Liang, Hua-Guo and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2001} }","mla":"Liang, Hua-Guo, et al. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. 2001.","apa":"Liang, H.-G., Hellebrand, S., & Wunderlich, H.-J. (2001). Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. IEEE European Test Workshop, Stockholm, Sweden.","ama":"Liang H-G, Hellebrand S, Wunderlich H-J. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. IEEE European Test Workshop, Stockholm, Sweden; 2001.","chicago":"Liang, Hua-Guo, Sybille Hellebrand, and Hans-Joachim Wunderlich. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. IEEE European Test Workshop, Stockholm, Sweden, 2001."},"type":"misc","year":"2001","language":[{"iso":"eng"}],"title":"Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST","user_id":"659","extern":"1","place":"IEEE European Test Workshop, Stockholm, Sweden","date_created":"2019-08-28T12:19:25Z","status":"public","keyword":["WORKSHOP"],"department":[{"_id":"48"}],"author":[{"full_name":"Liang, Hua-Guo","first_name":"Hua-Guo","last_name":"Liang"},{"full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","id":"209","last_name":"Hellebrand"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}]},{"date_created":"2019-08-28T10:23:20Z","status":"public","publication":"IEEE International Test Conference (ITC'01)","department":[{"_id":"48"}],"author":[{"last_name":"Liang","full_name":"Liang, Hua-Guo","first_name":"Hua-Guo"},{"id":"209","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"last_name":"Wunderlich","first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim"}],"publisher":"IEEE","user_id":"209","title":"Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST","place":"Baltimore, MD, USA","extern":"1","language":[{"iso":"eng"}],"page":"894-902","type":"conference","citation":{"chicago":"Liang, Hua-Guo, Sybille Hellebrand, and Hans-Joachim Wunderlich. “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST.” In IEEE International Test Conference (ITC’01), 894–902. Baltimore, MD, USA: IEEE, 2001. https://doi.org/10.1109/test.2001.966712.","apa":"Liang, H.-G., Hellebrand, S., & Wunderlich, H.-J. (2001). Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. IEEE International Test Conference (ITC’01), 894–902. https://doi.org/10.1109/test.2001.966712","ama":"Liang H-G, Hellebrand S, Wunderlich H-J. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. In: IEEE International Test Conference (ITC’01). IEEE; 2001:894-902. doi:10.1109/test.2001.966712","bibtex":"@inproceedings{Liang_Hellebrand_Wunderlich_2001, place={Baltimore, MD, USA}, title={Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST}, DOI={10.1109/test.2001.966712}, booktitle={IEEE International Test Conference (ITC’01)}, publisher={IEEE}, author={Liang, Hua-Guo and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2001}, pages={894–902} }","mla":"Liang, Hua-Guo, et al. “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST.” IEEE International Test Conference (ITC’01), IEEE, 2001, pp. 894–902, doi:10.1109/test.2001.966712.","short":"H.-G. Liang, S. Hellebrand, H.-J. Wunderlich, in: IEEE International Test Conference (ITC’01), IEEE, Baltimore, MD, USA, 2001, pp. 894–902.","ieee":"H.-G. Liang, S. Hellebrand, and H.-J. Wunderlich, “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST,” in IEEE International Test Conference (ITC’01), 2001, pp. 894–902, doi: 10.1109/test.2001.966712."},"year":"2001","doi":"10.1109/test.2001.966712","_id":"13004","date_updated":"2022-05-11T16:44:35Z"},{"department":[{"_id":"48"}],"publication":"Journal of Computer Research and Development, (Jisuanji Yanjiu yu Fazhan)","author":[{"first_name":"Hua-Guo","full_name":"Liang, Hua-Guo","last_name":"Liang"},{"id":"209","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"}],"volume":38,"date_created":"2019-08-28T11:44:01Z","status":"public","extern":"1","title":"Deterministic BIST Scheme Based on Reseeding of Folding Counters","user_id":"209","page":"931","type":"journal_article","citation":{"mla":"Liang, Hua-Guo, et al. “Deterministic BIST Scheme Based on Reseeding of Folding Counters.” Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan), vol. 38, no. 8, 2001, p. 931.","bibtex":"@article{Liang_Hellebrand_Wunderlich_2001, title={Deterministic BIST Scheme Based on Reseeding of Folding Counters}, volume={38}, number={8}, journal={Journal of Computer Research and Development, (Jisuanji Yanjiu yu Fazhan)}, author={Liang, Hua-Guo and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2001}, pages={931} }","chicago":"Liang, Hua-Guo, Sybille Hellebrand, and Hans-Joachim Wunderlich. “Deterministic BIST Scheme Based on Reseeding of Folding Counters.” Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan) 38, no. 8 (2001): 931.","apa":"Liang, H.-G., Hellebrand, S., & Wunderlich, H.-J. (2001). Deterministic BIST Scheme Based on Reseeding of Folding Counters. Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan), 38(8), 931.","ama":"Liang H-G, Hellebrand S, Wunderlich H-J. Deterministic BIST Scheme Based on Reseeding of Folding Counters. Journal of Computer Research and Development, (Jisuanji Yanjiu yu Fazhan). 2001;38(8):931.","ieee":"H.-G. Liang, S. Hellebrand, and H.-J. Wunderlich, “Deterministic BIST Scheme Based on Reseeding of Folding Counters,” Journal of Computer Research and Development, (Jisuanji Yanjiu yu Fazhan), vol. 38, no. 8, p. 931, 2001.","short":"H.-G. Liang, S. Hellebrand, H.-J. Wunderlich, Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan) 38 (2001) 931."},"year":"2001","language":[{"iso":"eng"}],"intvolume":" 38","_id":"13047","date_updated":"2022-05-11T16:46:02Z","issue":"8"}]