[{"type":"journal_article","publication":"Journal on Computer Science and Technology","status":"public","_id":"13070","user_id":"209","department":[{"_id":"48"}],"extern":"1","language":[{"iso":"eng"}],"issue":"2","year":"2002","citation":{"mla":"Liang, Huaguo, et al. “A Mixed-Mode BIST Scheme Based on Folding Compression.” <i>Journal on Computer Science and Technology</i>, vol. 17, no. 2, 2002, pp. 203–12.","bibtex":"@article{Liang_Hellebrand_Wunderlich_2002, title={A Mixed-Mode BIST Scheme Based on Folding Compression}, volume={17}, number={2}, journal={Journal on Computer Science and Technology}, author={Liang, Huaguo and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2002}, pages={203–212} }","short":"H. Liang, S. Hellebrand, H.-J. Wunderlich, Journal on Computer Science and Technology 17 (2002) 203–212.","apa":"Liang, H., Hellebrand, S., &#38; Wunderlich, H.-J. (2002). A Mixed-Mode BIST Scheme Based on Folding Compression. <i>Journal on Computer Science and Technology</i>, <i>17</i>(2), 203–212.","ama":"Liang H, Hellebrand S, Wunderlich H-J. A Mixed-Mode BIST Scheme Based on Folding Compression. <i>Journal on Computer Science and Technology</i>. 2002;17(2):203-212.","ieee":"H. Liang, S. Hellebrand, and H.-J. Wunderlich, “A Mixed-Mode BIST Scheme Based on Folding Compression,” <i>Journal on Computer Science and Technology</i>, vol. 17, no. 2, pp. 203–212, 2002.","chicago":"Liang, Huaguo, Sybille Hellebrand, and Hans-Joachim Wunderlich. “A Mixed-Mode BIST Scheme Based on Folding Compression.” <i>Journal on Computer Science and Technology</i> 17, no. 2 (2002): 203–12."},"intvolume":"        17","page":"203-212","date_updated":"2022-05-11T16:45:18Z","date_created":"2019-08-28T11:57:41Z","author":[{"last_name":"Liang","full_name":"Liang, Huaguo","first_name":"Huaguo"},{"last_name":"Hellebrand","orcid":"0000-0002-3717-3939","id":"209","full_name":"Hellebrand, Sybille","first_name":"Sybille"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"volume":17,"title":"A Mixed-Mode BIST Scheme Based on Folding Compression"},{"status":"public","type":"misc","extern":"1","language":[{"iso":"eng"}],"keyword":["WORKSHOP"],"department":[{"_id":"48"}],"user_id":"659","_id":"13096","citation":{"apa":"Liang, H.-G., Hellebrand, S., &#38; Wunderlich, H.-J. (2001). <i>Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST</i>. IEEE European Test Workshop, Stockholm, Sweden.","mla":"Liang, Hua-Guo, et al. <i>Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST</i>. 2001.","short":"H.-G. Liang, S. Hellebrand, H.-J. Wunderlich, Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST, IEEE European Test Workshop, Stockholm, Sweden, 2001.","bibtex":"@book{Liang_Hellebrand_Wunderlich_2001, place={IEEE European Test Workshop, Stockholm, Sweden}, title={Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST}, author={Liang, Hua-Guo and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2001} }","ieee":"H.-G. Liang, S. Hellebrand, and H.-J. Wunderlich, <i>Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST</i>. IEEE European Test Workshop, Stockholm, Sweden, 2001.","chicago":"Liang, Hua-Guo, Sybille Hellebrand, and Hans-Joachim Wunderlich. <i>Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST</i>. IEEE European Test Workshop, Stockholm, Sweden, 2001.","ama":"Liang H-G, Hellebrand S, Wunderlich H-J. <i>Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST</i>. IEEE European Test Workshop, Stockholm, Sweden; 2001."},"year":"2001","place":"IEEE European Test Workshop, Stockholm, Sweden","title":"Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST","author":[{"full_name":"Liang, Hua-Guo","last_name":"Liang","first_name":"Hua-Guo"},{"first_name":"Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","id":"209","full_name":"Hellebrand, Sybille"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"}],"date_created":"2019-08-28T12:19:25Z","date_updated":"2022-01-06T06:51:28Z"},{"place":"Baltimore, MD, USA","year":"2001","page":"894-902","citation":{"short":"H.-G. Liang, S. Hellebrand, H.-J. Wunderlich, in: IEEE International Test Conference (ITC’01), IEEE, Baltimore, MD, USA, 2001, pp. 894–902.","bibtex":"@inproceedings{Liang_Hellebrand_Wunderlich_2001, place={Baltimore, MD, USA}, title={Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST}, DOI={<a href=\"https://doi.org/10.1109/test.2001.966712\">10.1109/test.2001.966712</a>}, booktitle={IEEE International Test Conference (ITC’01)}, publisher={IEEE}, author={Liang, Hua-Guo and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2001}, pages={894–902} }","mla":"Liang, Hua-Guo, et al. “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST.” <i>IEEE International Test Conference (ITC’01)</i>, IEEE, 2001, pp. 894–902, doi:<a href=\"https://doi.org/10.1109/test.2001.966712\">10.1109/test.2001.966712</a>.","apa":"Liang, H.-G., Hellebrand, S., &#38; Wunderlich, H.-J. (2001). Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. <i>IEEE International Test Conference (ITC’01)</i>, 894–902. <a href=\"https://doi.org/10.1109/test.2001.966712\">https://doi.org/10.1109/test.2001.966712</a>","ama":"Liang H-G, Hellebrand S, Wunderlich H-J. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. In: <i>IEEE International Test Conference (ITC’01)</i>. IEEE; 2001:894-902. doi:<a href=\"https://doi.org/10.1109/test.2001.966712\">10.1109/test.2001.966712</a>","ieee":"H.-G. Liang, S. Hellebrand, and H.-J. Wunderlich, “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST,” in <i>IEEE International Test Conference (ITC’01)</i>, 2001, pp. 894–902, doi: <a href=\"https://doi.org/10.1109/test.2001.966712\">10.1109/test.2001.966712</a>.","chicago":"Liang, Hua-Guo, Sybille Hellebrand, and Hans-Joachim Wunderlich. “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST.” In <i>IEEE International Test Conference (ITC’01)</i>, 894–902. Baltimore, MD, USA: IEEE, 2001. <a href=\"https://doi.org/10.1109/test.2001.966712\">https://doi.org/10.1109/test.2001.966712</a>."},"title":"Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST","doi":"10.1109/test.2001.966712","date_updated":"2022-05-11T16:44:35Z","publisher":"IEEE","date_created":"2019-08-28T10:23:20Z","author":[{"first_name":"Hua-Guo","last_name":"Liang","full_name":"Liang, Hua-Guo"},{"first_name":"Sybille","full_name":"Hellebrand, Sybille","id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"}],"status":"public","publication":"IEEE International Test Conference (ITC'01)","type":"conference","language":[{"iso":"eng"}],"extern":"1","_id":"13004","department":[{"_id":"48"}],"user_id":"209"},{"year":"2001","intvolume":"        38","page":"931","citation":{"chicago":"Liang, Hua-Guo, Sybille Hellebrand, and Hans-Joachim Wunderlich. “Deterministic BIST Scheme Based on Reseeding of Folding Counters.” <i>Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan)</i> 38, no. 8 (2001): 931.","ieee":"H.-G. Liang, S. Hellebrand, and H.-J. Wunderlich, “Deterministic BIST Scheme Based on Reseeding of Folding Counters,” <i>Journal of Computer Research and Development, (Jisuanji Yanjiu yu Fazhan)</i>, vol. 38, no. 8, p. 931, 2001.","ama":"Liang H-G, Hellebrand S, Wunderlich H-J. Deterministic BIST Scheme Based on Reseeding of Folding Counters. <i>Journal of Computer Research and Development, (Jisuanji Yanjiu yu Fazhan)</i>. 2001;38(8):931.","apa":"Liang, H.-G., Hellebrand, S., &#38; Wunderlich, H.-J. (2001). Deterministic BIST Scheme Based on Reseeding of Folding Counters. <i>Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan)</i>, <i>38</i>(8), 931.","short":"H.-G. Liang, S. Hellebrand, H.-J. Wunderlich, Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan) 38 (2001) 931.","mla":"Liang, Hua-Guo, et al. “Deterministic BIST Scheme Based on Reseeding of Folding Counters.” <i>Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan)</i>, vol. 38, no. 8, 2001, p. 931.","bibtex":"@article{Liang_Hellebrand_Wunderlich_2001, title={Deterministic BIST Scheme Based on Reseeding of Folding Counters}, volume={38}, number={8}, journal={Journal of Computer Research and Development, (Jisuanji Yanjiu yu Fazhan)}, author={Liang, Hua-Guo and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2001}, pages={931} }"},"issue":"8","title":"Deterministic BIST Scheme Based on Reseeding of Folding Counters","date_updated":"2022-05-11T16:46:02Z","volume":38,"author":[{"first_name":"Hua-Guo","last_name":"Liang","full_name":"Liang, Hua-Guo"},{"first_name":"Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"}],"date_created":"2019-08-28T11:44:01Z","status":"public","publication":"Journal of Computer Research and Development, (Jisuanji Yanjiu yu Fazhan)","type":"journal_article","language":[{"iso":"eng"}],"extern":"1","_id":"13047","department":[{"_id":"48"}],"user_id":"209"},{"language":[{"iso":"eng"}],"extern":"1","_id":"13068","department":[{"_id":"48"}],"user_id":"209","status":"public","publication":"Journal of Electronic Testing - Theory and Applications (JETTA)","type":"journal_article","title":"A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters","date_updated":"2022-05-11T16:46:43Z","volume":17,"author":[{"first_name":"Sybille","id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand"},{"last_name":"Liang","full_name":"Liang, Hua-Guo","first_name":"Hua-Guo"},{"first_name":"Hans-Joachim","last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim"}],"date_created":"2019-08-28T11:57:18Z","year":"2001","page":"341-349","intvolume":"        17","citation":{"apa":"Hellebrand, S., Liang, H.-G., &#38; Wunderlich, H.-J. (2001). A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. <i>Journal of Electronic Testing - Theory and Applications (JETTA)</i>, <i>17</i>(3/4), 341–349.","bibtex":"@article{Hellebrand_Liang_Wunderlich_2001, title={A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters}, volume={17}, number={3/4}, journal={Journal of Electronic Testing - Theory and Applications (JETTA)}, author={Hellebrand, Sybille and Liang, Hua-Guo and Wunderlich, Hans-Joachim}, year={2001}, pages={341–349} }","mla":"Hellebrand, Sybille, et al. “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters.” <i>Journal of Electronic Testing - Theory and Applications (JETTA)</i>, vol. 17, no. 3/4, 2001, pp. 341–49.","short":"S. Hellebrand, H.-G. Liang, H.-J. Wunderlich, Journal of Electronic Testing - Theory and Applications (JETTA) 17 (2001) 341–349.","ama":"Hellebrand S, Liang H-G, Wunderlich H-J. A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. <i>Journal of Electronic Testing - Theory and Applications (JETTA)</i>. 2001;17(3/4):341-349.","ieee":"S. Hellebrand, H.-G. Liang, and H.-J. Wunderlich, “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters,” <i>Journal of Electronic Testing - Theory and Applications (JETTA)</i>, vol. 17, no. 3/4, pp. 341–349, 2001.","chicago":"Hellebrand, Sybille, Hua-Guo Liang, and Hans-Joachim Wunderlich. “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters.” <i>Journal of Electronic Testing - Theory and Applications (JETTA)</i> 17, no. 3/4 (2001): 341–49."},"issue":"3/4"},{"status":"public","type":"misc","language":[{"iso":"eng"}],"extern":"1","_id":"13094","department":[{"_id":"48"}],"user_id":"659","place":"Handbuch Lehre, Berlin, Raabe Verlag","year":"2000","citation":{"ama":"Hellebrand S, Wunderlich H-J. <i>Hardwarepraktikum Im Diplomstudiengang Informatik</i>. Handbuch Lehre, Berlin, Raabe Verlag; 2000.","chicago":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. <i>Hardwarepraktikum Im Diplomstudiengang Informatik</i>. Handbuch Lehre, Berlin, Raabe Verlag, 2000.","ieee":"S. Hellebrand and H.-J. Wunderlich, <i>Hardwarepraktikum im Diplomstudiengang Informatik</i>. Handbuch Lehre, Berlin, Raabe Verlag, 2000.","apa":"Hellebrand, S., &#38; Wunderlich, H.-J. (2000). <i>Hardwarepraktikum im Diplomstudiengang Informatik</i>. Handbuch Lehre, Berlin, Raabe Verlag.","mla":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. <i>Hardwarepraktikum Im Diplomstudiengang Informatik</i>. 2000.","short":"S. Hellebrand, H.-J. Wunderlich, Hardwarepraktikum Im Diplomstudiengang Informatik, Handbuch Lehre, Berlin, Raabe Verlag, 2000.","bibtex":"@book{Hellebrand_Wunderlich_2000, place={Handbuch Lehre, Berlin, Raabe Verlag}, title={Hardwarepraktikum im Diplomstudiengang Informatik}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={2000} }"},"title":"Hardwarepraktikum im Diplomstudiengang Informatik","date_updated":"2022-01-06T06:51:28Z","author":[{"first_name":"Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","id":"209","full_name":"Hellebrand, Sybille"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"}],"date_created":"2019-08-28T12:17:39Z"},{"user_id":"659","department":[{"_id":"48"}],"_id":"13095","language":[{"iso":"eng"}],"extern":"1","keyword":["WORKSHOP"],"type":"misc","status":"public","author":[{"id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"},{"full_name":"Liang, Hua-Guo","last_name":"Liang","first_name":"Hua-Guo"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"date_created":"2019-08-28T12:18:56Z","date_updated":"2022-01-06T06:51:28Z","title":"A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters","citation":{"ieee":"S. Hellebrand, H.-G. Liang, and H.-J. Wunderlich, <i>A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters</i>. IEEE European Test Workshop, Cascais, Portugal, 2000.","chicago":"Hellebrand, Sybille, Hua-Guo Liang, and Hans-Joachim Wunderlich. <i>A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters</i>. IEEE European Test Workshop, Cascais, Portugal, 2000.","ama":"Hellebrand S, Liang H-G, Wunderlich H-J. <i>A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters</i>. IEEE European Test Workshop, Cascais, Portugal; 2000.","apa":"Hellebrand, S., Liang, H.-G., &#38; Wunderlich, H.-J. (2000). <i>A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters</i>. IEEE European Test Workshop, Cascais, Portugal.","bibtex":"@book{Hellebrand_Liang_Wunderlich_2000, place={IEEE European Test Workshop, Cascais, Portugal}, title={A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters}, author={Hellebrand, Sybille and Liang, Hua-Guo and Wunderlich, Hans-Joachim}, year={2000} }","short":"S. Hellebrand, H.-G. Liang, H.-J. Wunderlich, A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters, IEEE European Test Workshop, Cascais, Portugal, 2000.","mla":"Hellebrand, Sybille, et al. <i>A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters</i>. 2000."},"year":"2000","place":"IEEE European Test Workshop, Cascais, Portugal"},{"user_id":"209","department":[{"_id":"48"}],"_id":"13005","extern":"1","language":[{"iso":"eng"}],"type":"conference","publication":"IEEE International Test Conference (ITC'00)","status":"public","date_created":"2019-08-28T10:24:38Z","author":[{"id":"209","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"first_name":"Hua-Guo","full_name":"Liang, Hua-Guo","last_name":"Liang"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"}],"date_updated":"2022-05-11T16:47:22Z","publisher":"IEEE","doi":"10.1109/test.2000.894274","title":"A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters","citation":{"short":"S. Hellebrand, H.-G. Liang, H.-J. Wunderlich, in: IEEE International Test Conference (ITC’00), IEEE, Atlantic City, NJ, USA, 2000, pp. 778–784.","bibtex":"@inproceedings{Hellebrand_Liang_Wunderlich_2000, place={Atlantic City, NJ, USA}, title={A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters}, DOI={<a href=\"https://doi.org/10.1109/test.2000.894274\">10.1109/test.2000.894274</a>}, booktitle={IEEE International Test Conference (ITC’00)}, publisher={IEEE}, author={Hellebrand, Sybille and Liang, Hua-Guo and Wunderlich, Hans-Joachim}, year={2000}, pages={778–784} }","mla":"Hellebrand, Sybille, et al. “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters.” <i>IEEE International Test Conference (ITC’00)</i>, IEEE, 2000, pp. 778–84, doi:<a href=\"https://doi.org/10.1109/test.2000.894274\">10.1109/test.2000.894274</a>.","apa":"Hellebrand, S., Liang, H.-G., &#38; Wunderlich, H.-J. (2000). A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. <i>IEEE International Test Conference (ITC’00)</i>, 778–784. <a href=\"https://doi.org/10.1109/test.2000.894274\">https://doi.org/10.1109/test.2000.894274</a>","ama":"Hellebrand S, Liang H-G, Wunderlich H-J. A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. In: <i>IEEE International Test Conference (ITC’00)</i>. IEEE; 2000:778-784. doi:<a href=\"https://doi.org/10.1109/test.2000.894274\">10.1109/test.2000.894274</a>","chicago":"Hellebrand, Sybille, Hua-Guo Liang, and Hans-Joachim Wunderlich. “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters.” In <i>IEEE International Test Conference (ITC’00)</i>, 778–84. Atlantic City, NJ, USA: IEEE, 2000. <a href=\"https://doi.org/10.1109/test.2000.894274\">https://doi.org/10.1109/test.2000.894274</a>.","ieee":"S. Hellebrand, H.-G. Liang, and H.-J. Wunderlich, “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters,” in <i>IEEE International Test Conference (ITC’00)</i>, 2000, pp. 778–784, doi: <a href=\"https://doi.org/10.1109/test.2000.894274\">10.1109/test.2000.894274</a>."},"page":"778-784","year":"2000","place":"Atlantic City, NJ, USA"},{"type":"book","status":"public","user_id":"659","series_title":"10","department":[{"_id":"48"}],"_id":"13065","extern":"1","language":[{"iso":"eng"}],"publication_identifier":{"isbn":["3257227892"]},"citation":{"ama":"Hellebrand S. <i>Selbsttestbare Steuerwerke - Strukturen Und Syntheseverfahren</i>. Verlag Dr. Kovac, Hamburg: Verlag Dr. Kovac, Hamburg; 1999.","chicago":"Hellebrand, Sybille. <i>Selbsttestbare Steuerwerke - Strukturen Und Syntheseverfahren</i>. 10. Verlag Dr. Kovac, Hamburg: Verlag Dr. Kovac, Hamburg, 1999.","ieee":"S. Hellebrand, <i>Selbsttestbare Steuerwerke - Strukturen und Syntheseverfahren</i>. Verlag Dr. Kovac, Hamburg: Verlag Dr. Kovac, Hamburg, 1999.","apa":"Hellebrand, S. (1999). <i>Selbsttestbare Steuerwerke - Strukturen und Syntheseverfahren</i>. Verlag Dr. Kovac, Hamburg: Verlag Dr. Kovac, Hamburg.","mla":"Hellebrand, Sybille. <i>Selbsttestbare Steuerwerke - Strukturen Und Syntheseverfahren</i>. Verlag Dr. Kovac, Hamburg, 1999.","bibtex":"@book{Hellebrand_1999, place={Verlag Dr. Kovac, Hamburg}, series={10}, title={Selbsttestbare Steuerwerke - Strukturen und Syntheseverfahren}, publisher={Verlag Dr. Kovac, Hamburg}, author={Hellebrand, Sybille}, year={1999}, collection={10} }","short":"S. Hellebrand, Selbsttestbare Steuerwerke - Strukturen Und Syntheseverfahren, Verlag Dr. Kovac, Hamburg, Verlag Dr. Kovac, Hamburg, 1999."},"place":"Verlag Dr. Kovac, Hamburg","year":"1999","author":[{"id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"}],"date_created":"2019-08-28T11:55:59Z","publisher":"Verlag Dr. Kovac, Hamburg","date_updated":"2022-01-06T06:51:27Z","title":"Selbsttestbare Steuerwerke - Strukturen und Syntheseverfahren"},{"extern":"1","language":[{"iso":"eng"}],"keyword":["WORKSHOP"],"user_id":"659","department":[{"_id":"48"}],"_id":"13093","status":"public","type":"misc","title":"Exploiting Symmetries to Speed Up Transparent BIST","date_created":"2019-08-28T12:17:07Z","author":[{"first_name":"Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209","full_name":"Hellebrand, Sybille"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"},{"first_name":"Vyacheslav","full_name":"N. Yarmolik, Vyacheslav","last_name":"N. Yarmolik"}],"date_updated":"2022-01-06T06:51:28Z","citation":{"ama":"Hellebrand S, Wunderlich H-J, N. Yarmolik V. <i>Exploiting Symmetries to Speed Up Transparent BIST</i>. 11th GI/ITG/GMM/IEEE Workshop; 1999.","ieee":"S. Hellebrand, H.-J. Wunderlich, and V. N. Yarmolik, <i>Exploiting Symmetries to Speed Up Transparent BIST</i>. 11th GI/ITG/GMM/IEEE Workshop, 1999.","chicago":"Hellebrand, Sybille, Hans-Joachim Wunderlich, and Vyacheslav N. Yarmolik. <i>Exploiting Symmetries to Speed Up Transparent BIST</i>. 11th GI/ITG/GMM/IEEE Workshop, 1999.","short":"S. Hellebrand, H.-J. Wunderlich, V. N. Yarmolik, Exploiting Symmetries to Speed Up Transparent BIST, 11th GI/ITG/GMM/IEEE Workshop, 1999.","mla":"Hellebrand, Sybille, et al. <i>Exploiting Symmetries to Speed Up Transparent BIST</i>. 1999.","bibtex":"@book{Hellebrand_Wunderlich_N. Yarmolik_1999, place={11th GI/ITG/GMM/IEEE Workshop}, title={Exploiting Symmetries to Speed Up Transparent BIST}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim and N. Yarmolik, Vyacheslav}, year={1999} }","apa":"Hellebrand, S., Wunderlich, H.-J., &#38; N. Yarmolik, V. (1999). <i>Exploiting Symmetries to Speed Up Transparent BIST</i>. 11th GI/ITG/GMM/IEEE Workshop."},"year":"1999","place":"11th GI/ITG/GMM/IEEE Workshop"},{"place":"Dana Point, CA, USA","year":"1999","page":"384-390","citation":{"apa":"Hellebrand, S., Wunderlich, H.-J., A. Ivaniuk, A., V. Klimets, Y., &#38; N. Yarmolik, V. (1999). Error Detecting Refreshment for Embedded DRAMs. <i>17th IEEE VLSI Test Symposium (VTS’99)</i>, 384–390. <a href=\"https://doi.org/10.1109/vtest.1999.766693\">https://doi.org/10.1109/vtest.1999.766693</a>","short":"S. Hellebrand, H.-J. Wunderlich, A. A. Ivaniuk, Y. V. Klimets, V. N. Yarmolik, in: 17th IEEE VLSI Test Symposium (VTS’99), IEEE, Dana Point, CA, USA, 1999, pp. 384–390.","bibtex":"@inproceedings{Hellebrand_Wunderlich_A. Ivaniuk_V. Klimets_N. Yarmolik_1999, place={Dana Point, CA, USA}, title={Error Detecting Refreshment for Embedded DRAMs}, DOI={<a href=\"https://doi.org/10.1109/vtest.1999.766693\">10.1109/vtest.1999.766693</a>}, booktitle={17th IEEE VLSI Test Symposium (VTS’99)}, publisher={IEEE}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim and A. Ivaniuk, Alexander and V. Klimets, Yuri and N. Yarmolik, Vyacheslav}, year={1999}, pages={384–390} }","mla":"Hellebrand, Sybille, et al. “Error Detecting Refreshment for Embedded DRAMs.” <i>17th IEEE VLSI Test Symposium (VTS’99)</i>, IEEE, 1999, pp. 384–90, doi:<a href=\"https://doi.org/10.1109/vtest.1999.766693\">10.1109/vtest.1999.766693</a>.","ama":"Hellebrand S, Wunderlich H-J, A. Ivaniuk A, V. Klimets Y, N. Yarmolik V. Error Detecting Refreshment for Embedded DRAMs. In: <i>17th IEEE VLSI Test Symposium (VTS’99)</i>. IEEE; 1999:384-390. doi:<a href=\"https://doi.org/10.1109/vtest.1999.766693\">10.1109/vtest.1999.766693</a>","ieee":"S. Hellebrand, H.-J. Wunderlich, A. A. Ivaniuk, Y. V. Klimets, and V. N. Yarmolik, “Error Detecting Refreshment for Embedded DRAMs,” in <i>17th IEEE VLSI Test Symposium (VTS’99)</i>, 1999, pp. 384–390, doi: <a href=\"https://doi.org/10.1109/vtest.1999.766693\">10.1109/vtest.1999.766693</a>.","chicago":"Hellebrand, Sybille, Hans-Joachim Wunderlich, Alexander A. Ivaniuk, Yuri V. Klimets, and Vyacheslav N. Yarmolik. “Error Detecting Refreshment for Embedded DRAMs.” In <i>17th IEEE VLSI Test Symposium (VTS’99)</i>, 384–90. Dana Point, CA, USA: IEEE, 1999. <a href=\"https://doi.org/10.1109/vtest.1999.766693\">https://doi.org/10.1109/vtest.1999.766693</a>."},"title":"Error Detecting Refreshment for Embedded DRAMs","doi":"10.1109/vtest.1999.766693","publisher":"IEEE","date_updated":"2022-05-11T16:48:03Z","date_created":"2019-08-28T10:24:39Z","author":[{"id":"209","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"},{"last_name":"A. Ivaniuk","full_name":"A. Ivaniuk, Alexander","first_name":"Alexander"},{"last_name":"V. Klimets","full_name":"V. Klimets, Yuri","first_name":"Yuri"},{"full_name":"N. Yarmolik, Vyacheslav","last_name":"N. Yarmolik","first_name":"Vyacheslav"}],"status":"public","publication":"17th IEEE VLSI Test Symposium (VTS'99)","type":"conference","extern":"1","language":[{"iso":"eng"}],"_id":"13006","department":[{"_id":"48"}],"user_id":"209"},{"status":"public","type":"conference","publication":"Third European Dependable Computing Conference (EDCC-3)","extern":"1","language":[{"iso":"eng"}],"user_id":"209","department":[{"_id":"48"}],"_id":"13066","citation":{"short":"V. N. Yarmolik, I. V. Bykov, S. Hellebrand, H.-J. Wunderlich, in: Third European Dependable Computing Conference (EDCC-3), Prague, Czech Republic, 1999.","bibtex":"@inproceedings{N. Yarmolik_V. Bykov_Hellebrand_Wunderlich_1999, place={Prague, Czech Republic}, title={Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms}, booktitle={Third European Dependable Computing Conference (EDCC-3)}, author={N. Yarmolik, Vyacheslav and V. Bykov, Iuri and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1999} }","mla":"N. Yarmolik, Vyacheslav, et al. “Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms.” <i>Third European Dependable Computing Conference (EDCC-3)</i>, 1999.","apa":"N. Yarmolik, V., V. Bykov, I., Hellebrand, S., &#38; Wunderlich, H.-J. (1999). Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms. <i>Third European Dependable Computing Conference (EDCC-3)</i>.","ama":"N. Yarmolik V, V. Bykov I, Hellebrand S, Wunderlich H-J. Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms. In: <i>Third European Dependable Computing Conference (EDCC-3)</i>. ; 1999.","chicago":"N. Yarmolik, Vyacheslav, Iuri V. Bykov, Sybille Hellebrand, and Hans-Joachim Wunderlich. “Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms.” In <i>Third European Dependable Computing Conference (EDCC-3)</i>. Prague, Czech Republic, 1999.","ieee":"V. N. Yarmolik, I. V. Bykov, S. Hellebrand, and H.-J. Wunderlich, “Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms,” 1999."},"year":"1999","place":"Prague, Czech Republic","title":"Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms","author":[{"full_name":"N. Yarmolik, Vyacheslav","last_name":"N. Yarmolik","first_name":"Vyacheslav"},{"first_name":"Iuri","last_name":"V. Bykov","full_name":"V. Bykov, Iuri"},{"orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209","first_name":"Sybille"},{"first_name":"Hans-Joachim","last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim"}],"date_created":"2019-08-28T11:56:33Z","date_updated":"2022-05-11T16:48:40Z"},{"page":"702-707","citation":{"ieee":"S. Hellebrand, H.-J. Wunderlich, and V. N. Yarmolik, “Symmetric Transparent BIST for RAMs,” in <i>Design Automation and Test in Europe (DATE’99)</i>, 1999, pp. 702–707.","chicago":"Hellebrand, Sybille, Hans-Joachim Wunderlich, and Vyacheslav N. Yarmolik. “Symmetric Transparent BIST for RAMs.” In <i>Design Automation and Test in Europe (DATE’99)</i>, 702–7. Munich, Germany, 1999.","ama":"Hellebrand S, Wunderlich H-J, N. Yarmolik V. Symmetric Transparent BIST for RAMs. In: <i>Design Automation and Test in Europe (DATE’99)</i>. ; 1999:702-707.","mla":"Hellebrand, Sybille, et al. “Symmetric Transparent BIST for RAMs.” <i>Design Automation and Test in Europe (DATE’99)</i>, 1999, pp. 702–07.","bibtex":"@inproceedings{Hellebrand_Wunderlich_N. Yarmolik_1999, place={Munich, Germany}, title={Symmetric Transparent BIST for RAMs}, booktitle={Design Automation and Test in Europe (DATE’99)}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim and N. Yarmolik, Vyacheslav}, year={1999}, pages={702–707} }","short":"S. Hellebrand, H.-J. Wunderlich, V. N. Yarmolik, in: Design Automation and Test in Europe (DATE’99), Munich, Germany, 1999, pp. 702–707.","apa":"Hellebrand, S., Wunderlich, H.-J., &#38; N. Yarmolik, V. (1999). Symmetric Transparent BIST for RAMs. <i>Design Automation and Test in Europe (DATE’99)</i>, 702–707."},"year":"1999","place":"Munich, Germany","date_created":"2019-08-28T11:56:34Z","author":[{"first_name":"Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209","full_name":"Hellebrand, Sybille"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"},{"first_name":"Vyacheslav","last_name":"N. Yarmolik","full_name":"N. Yarmolik, Vyacheslav"}],"date_updated":"2022-05-11T16:49:35Z","title":"Symmetric Transparent BIST for RAMs","publication":"Design Automation and Test in Europe (DATE'99)","type":"conference","status":"public","department":[{"_id":"48"}],"user_id":"209","_id":"13067","language":[{"iso":"eng"}],"extern":"1"},{"title":"Test und Synthese schneller eingebetteter Systeme","date_updated":"2022-01-06T06:51:27Z","date_created":"2019-08-28T10:32:27Z","author":[{"first_name":"Sybille","full_name":"Hellebrand, Sybille","id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"year":"1998","place":"Universität Stuttgart","citation":{"ama":"Hellebrand S, Wunderlich H-J. <i>Test Und Synthese Schneller Eingebetteter Systeme</i>. Universität Stuttgart; 1998.","ieee":"S. Hellebrand and H.-J. Wunderlich, <i>Test und Synthese schneller eingebetteter Systeme</i>. Universität Stuttgart, 1998.","chicago":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. <i>Test Und Synthese Schneller Eingebetteter Systeme</i>. Universität Stuttgart, 1998.","bibtex":"@book{Hellebrand_Wunderlich_1998, place={Universität Stuttgart}, title={Test und Synthese schneller eingebetteter Systeme}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1998} }","short":"S. Hellebrand, H.-J. Wunderlich, Test Und Synthese Schneller Eingebetteter Systeme, Universität Stuttgart, 1998.","mla":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. <i>Test Und Synthese Schneller Eingebetteter Systeme</i>. 1998.","apa":"Hellebrand, S., &#38; Wunderlich, H.-J. (1998). <i>Test und Synthese schneller eingebetteter Systeme</i>. Universität Stuttgart."},"extern":"1","language":[{"iso":"eng"}],"_id":"13029","department":[{"_id":"48"}],"user_id":"659","status":"public","type":"report"},{"keyword":["WORKSHOP"],"language":[{"iso":"eng"}],"extern":"1","_id":"13091","department":[{"_id":"48"}],"user_id":"659","status":"public","type":"misc","title":"Efficient Consistency Checking for Embedded Memories","date_updated":"2022-01-06T06:51:28Z","author":[{"first_name":"Vyacheslav","full_name":"N. Yarmolik, Vyacheslav","last_name":"N. Yarmolik"},{"first_name":"Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"}],"date_created":"2019-08-28T12:16:04Z","year":"1998","place":"5th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA","citation":{"apa":"N. Yarmolik, V., Hellebrand, S., &#38; Wunderlich, H.-J. (1998). <i>Efficient Consistency Checking for Embedded Memories</i>. 5th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA.","short":"V. N. Yarmolik, S. Hellebrand, H.-J. Wunderlich, Efficient Consistency Checking for Embedded Memories, 5th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA, 1998.","bibtex":"@book{N. Yarmolik_Hellebrand_Wunderlich_1998, place={5th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA}, title={Efficient Consistency Checking for Embedded Memories}, author={N. Yarmolik, Vyacheslav and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1998} }","mla":"N. Yarmolik, Vyacheslav, et al. <i>Efficient Consistency Checking for Embedded Memories</i>. 1998.","ama":"N. Yarmolik V, Hellebrand S, Wunderlich H-J. <i>Efficient Consistency Checking for Embedded Memories</i>. 5th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA; 1998.","chicago":"N. Yarmolik, Vyacheslav, Sybille Hellebrand, and Hans-Joachim Wunderlich. <i>Efficient Consistency Checking for Embedded Memories</i>. 5th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA, 1998.","ieee":"V. N. Yarmolik, S. Hellebrand, and H.-J. Wunderlich, <i>Efficient Consistency Checking for Embedded Memories</i>. 5th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA, 1998."}},{"keyword":["WORKSHOP"],"language":[{"iso":"eng"}],"extern":"1","_id":"13092","department":[{"_id":"48"}],"user_id":"659","status":"public","type":"misc","title":"Efficient Consistency Checking for Embedded Memories","date_updated":"2022-01-06T06:51:28Z","date_created":"2019-08-28T12:16:34Z","author":[{"first_name":"Vyacheslav","last_name":"N. Yarmolik","full_name":"N. Yarmolik, Vyacheslav"},{"first_name":"Sybille","full_name":"Hellebrand, Sybille","id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"place":"10th GI/ITG/GMM/IEEE Workshop","year":"1998","citation":{"mla":"N. Yarmolik, Vyacheslav, et al. <i>Efficient Consistency Checking for Embedded Memories</i>. 1998.","bibtex":"@book{N. Yarmolik_Hellebrand_Wunderlich_1998, place={10th GI/ITG/GMM/IEEE Workshop}, title={Efficient Consistency Checking for Embedded Memories}, author={N. Yarmolik, Vyacheslav and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1998} }","short":"V. N. Yarmolik, S. Hellebrand, H.-J. Wunderlich, Efficient Consistency Checking for Embedded Memories, 10th GI/ITG/GMM/IEEE Workshop, 1998.","apa":"N. Yarmolik, V., Hellebrand, S., &#38; Wunderlich, H.-J. (1998). <i>Efficient Consistency Checking for Embedded Memories</i>. 10th GI/ITG/GMM/IEEE Workshop.","ama":"N. Yarmolik V, Hellebrand S, Wunderlich H-J. <i>Efficient Consistency Checking for Embedded Memories</i>. 10th GI/ITG/GMM/IEEE Workshop; 1998.","ieee":"V. N. Yarmolik, S. Hellebrand, and H.-J. Wunderlich, <i>Efficient Consistency Checking for Embedded Memories</i>. 10th GI/ITG/GMM/IEEE Workshop, 1998.","chicago":"N. Yarmolik, Vyacheslav, Sybille Hellebrand, and Hans-Joachim Wunderlich. <i>Efficient Consistency Checking for Embedded Memories</i>. 10th GI/ITG/GMM/IEEE Workshop, 1998."}},{"title":"Mixed-Mode BIST Using Embedded Processors","author":[{"first_name":"Sybille","full_name":"Hellebrand, Sybille","id":"209","orcid":"0000-0002-3717-3939","last_name":"Hellebrand"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"},{"full_name":"Hertwig, Andre","last_name":"Hertwig","first_name":"Andre"}],"date_created":"2019-08-28T11:50:39Z","publisher":"Kluwer Academic Publishers","date_updated":"2022-04-01T15:50:42Z","citation":{"bibtex":"@inbook{Hellebrand_Wunderlich_Hertwig_1998, place={In: M. Nicolaidis, Y. Zorian, D. K. Pradhan (Eds.): On-Line Testing for VLSI, Boston: Kluwer Academic Publishers 1998}, series={5}, title={Mixed-Mode BIST Using Embedded Processors}, booktitle={Mixed-Mode BIST Using Embedded Processors}, publisher={Kluwer Academic Publishers}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim and Hertwig, Andre}, year={1998}, collection={5} }","short":"S. Hellebrand, H.-J. Wunderlich, A. Hertwig, in: Mixed-Mode BIST Using Embedded Processors, Kluwer Academic Publishers, In: M. Nicolaidis, Y. Zorian, D. K. Pradhan (Eds.): On-Line Testing for VLSI, Boston: Kluwer Academic Publishers 1998, 1998.","mla":"Hellebrand, Sybille, et al. “Mixed-Mode BIST Using Embedded Processors.” <i>Mixed-Mode BIST Using Embedded Processors</i>, Kluwer Academic Publishers, 1998.","apa":"Hellebrand, S., Wunderlich, H.-J., &#38; Hertwig, A. (1998). Mixed-Mode BIST Using Embedded Processors. In <i>Mixed-Mode BIST Using Embedded Processors</i>. Kluwer Academic Publishers.","ama":"Hellebrand S, Wunderlich H-J, Hertwig A. Mixed-Mode BIST Using Embedded Processors. In: <i>Mixed-Mode BIST Using Embedded Processors</i>. 5. Kluwer Academic Publishers; 1998.","ieee":"S. Hellebrand, H.-J. Wunderlich, and A. Hertwig, “Mixed-Mode BIST Using Embedded Processors,” in <i>Mixed-Mode BIST Using Embedded Processors</i>, In: M. Nicolaidis, Y. Zorian, D. K. Pradhan (Eds.): On-Line Testing for VLSI, Boston: Kluwer Academic Publishers 1998: Kluwer Academic Publishers, 1998.","chicago":"Hellebrand, Sybille, Hans-Joachim Wunderlich, and Andre Hertwig. “Mixed-Mode BIST Using Embedded Processors.” In <i>Mixed-Mode BIST Using Embedded Processors</i>. 5. In: M. Nicolaidis, Y. Zorian, D. K. Pradhan (Eds.): On-Line Testing for VLSI, Boston: Kluwer Academic Publishers 1998: Kluwer Academic Publishers, 1998."},"place":"In: M. Nicolaidis, Y. Zorian, D. K. Pradhan (Eds.): On-Line Testing for VLSI, Boston: Kluwer Academic Publishers 1998","year":"1998","language":[{"iso":"eng"}],"extern":"1","department":[{"_id":"48"}],"user_id":"209","series_title":"5","_id":"13060","status":"public","publication":"Mixed-Mode BIST Using Embedded Processors","type":"book_chapter"},{"extern":"1","language":[{"iso":"eng"}],"_id":"13061","department":[{"_id":"48"}],"user_id":"209","status":"public","publication":"Journal of Electronic Testing Theory and Applications - JETTA","type":"journal_article","title":"Mixed-Mode BIST Using Embedded Processors","date_updated":"2022-04-01T15:51:56Z","volume":12,"date_created":"2019-08-28T11:54:27Z","author":[{"first_name":"Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","id":"209"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"},{"first_name":"Andre","last_name":"Hertwig","full_name":"Hertwig, Andre"}],"year":"1998","intvolume":"        12","page":"127-138","citation":{"chicago":"Hellebrand, Sybille, Hans-Joachim Wunderlich, and Andre Hertwig. “Mixed-Mode BIST Using Embedded Processors.” <i>Journal of Electronic Testing Theory and Applications - JETTA</i> 12, no. 1/2 (1998): 127–38.","ieee":"S. Hellebrand, H.-J. Wunderlich, and A. Hertwig, “Mixed-Mode BIST Using Embedded Processors,” <i>Journal of Electronic Testing Theory and Applications - JETTA</i>, vol. 12, no. 1/2, pp. 127–138, 1998.","ama":"Hellebrand S, Wunderlich H-J, Hertwig A. Mixed-Mode BIST Using Embedded Processors. <i>Journal of Electronic Testing Theory and Applications - JETTA</i>. 1998;12(1/2):127-138.","mla":"Hellebrand, Sybille, et al. “Mixed-Mode BIST Using Embedded Processors.” <i>Journal of Electronic Testing Theory and Applications - JETTA</i>, vol. 12, no. 1/2, 1998, pp. 127–38.","short":"S. Hellebrand, H.-J. Wunderlich, A. Hertwig, Journal of Electronic Testing Theory and Applications - JETTA 12 (1998) 127–138.","bibtex":"@article{Hellebrand_Wunderlich_Hertwig_1998, title={Mixed-Mode BIST Using Embedded Processors}, volume={12}, number={1/2}, journal={Journal of Electronic Testing Theory and Applications - JETTA}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim and Hertwig, Andre}, year={1998}, pages={127–138} }","apa":"Hellebrand, S., Wunderlich, H.-J., &#38; Hertwig, A. (1998). Mixed-Mode BIST Using Embedded Processors. <i>Journal of Electronic Testing Theory and Applications - JETTA</i>, <i>12</i>(1/2), 127–138."},"issue":"1/2"},{"publisher":"IEEE","date_updated":"2022-05-11T16:53:11Z","volume":15,"date_created":"2019-08-28T11:55:33Z","author":[{"first_name":"Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209","full_name":"Hellebrand, Sybille"},{"first_name":"Andre","full_name":"Hertwig, Andre","last_name":"Hertwig"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"}],"title":"Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications","issue":"4","year":"1998","page":"36-41","intvolume":"        15","citation":{"bibtex":"@article{Hellebrand_Hertwig_Wunderlich_1998, title={Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications}, volume={15}, number={4}, journal={IEEE Design and Test}, publisher={IEEE}, author={Hellebrand, Sybille and Hertwig, Andre and Wunderlich, Hans-Joachim}, year={1998}, pages={36–41} }","short":"S. Hellebrand, A. Hertwig, H.-J. Wunderlich, IEEE Design and Test 15 (1998) 36–41.","mla":"Hellebrand, Sybille, et al. “Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications.” <i>IEEE Design and Test</i>, vol. 15, no. 4, IEEE, 1998, pp. 36–41.","apa":"Hellebrand, S., Hertwig, A., &#38; Wunderlich, H.-J. (1998). Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications. <i>IEEE Design and Test</i>, <i>15</i>(4), 36–41.","ieee":"S. Hellebrand, A. Hertwig, and H.-J. Wunderlich, “Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications,” <i>IEEE Design and Test</i>, vol. 15, no. 4, pp. 36–41, 1998.","chicago":"Hellebrand, Sybille, Andre Hertwig, and Hans-Joachim Wunderlich. “Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications.” <i>IEEE Design and Test</i> 15, no. 4 (1998): 36–41.","ama":"Hellebrand S, Hertwig A, Wunderlich H-J. Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications. <i>IEEE Design and Test</i>. 1998;15(4):36-41."},"_id":"13064","department":[{"_id":"48"}],"user_id":"209","extern":"1","language":[{"iso":"eng"}],"publication":"IEEE Design and Test","type":"journal_article","status":"public"},{"language":[{"iso":"eng"}],"extern":"1","department":[{"_id":"48"}],"user_id":"209","_id":"13007","status":"public","publication":"16th IEEE VLSI Test Symposium (VTS'98)","type":"conference","doi":"10.1109/vtest.1998.670883","title":"Fast Self-Recovering Controllers","date_created":"2019-08-28T10:24:40Z","author":[{"first_name":"Andre","full_name":"Hertwig, Andre","last_name":"Hertwig"},{"first_name":"Sybille","id":"209","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"}],"publisher":"IEEE","date_updated":"2022-05-11T16:51:22Z","page":"296-302","citation":{"ama":"Hertwig A, Hellebrand S, Wunderlich H-J. Fast Self-Recovering Controllers. In: <i>16th IEEE VLSI Test Symposium (VTS’98)</i>. IEEE; 1998:296-302. doi:<a href=\"https://doi.org/10.1109/vtest.1998.670883\">10.1109/vtest.1998.670883</a>","ieee":"A. Hertwig, S. Hellebrand, and H.-J. Wunderlich, “Fast Self-Recovering Controllers,” in <i>16th IEEE VLSI Test Symposium (VTS’98)</i>, 1998, pp. 296–302, doi: <a href=\"https://doi.org/10.1109/vtest.1998.670883\">10.1109/vtest.1998.670883</a>.","chicago":"Hertwig, Andre, Sybille Hellebrand, and Hans-Joachim Wunderlich. “Fast Self-Recovering Controllers.” In <i>16th IEEE VLSI Test Symposium (VTS’98)</i>, 296–302. Monterey, CA, USA: IEEE, 1998. <a href=\"https://doi.org/10.1109/vtest.1998.670883\">https://doi.org/10.1109/vtest.1998.670883</a>.","short":"A. Hertwig, S. Hellebrand, H.-J. Wunderlich, in: 16th IEEE VLSI Test Symposium (VTS’98), IEEE, Monterey, CA, USA, 1998, pp. 296–302.","mla":"Hertwig, Andre, et al. “Fast Self-Recovering Controllers.” <i>16th IEEE VLSI Test Symposium (VTS’98)</i>, IEEE, 1998, pp. 296–302, doi:<a href=\"https://doi.org/10.1109/vtest.1998.670883\">10.1109/vtest.1998.670883</a>.","bibtex":"@inproceedings{Hertwig_Hellebrand_Wunderlich_1998, place={Monterey, CA, USA}, title={Fast Self-Recovering Controllers}, DOI={<a href=\"https://doi.org/10.1109/vtest.1998.670883\">10.1109/vtest.1998.670883</a>}, booktitle={16th IEEE VLSI Test Symposium (VTS’98)}, publisher={IEEE}, author={Hertwig, Andre and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1998}, pages={296–302} }","apa":"Hertwig, A., Hellebrand, S., &#38; Wunderlich, H.-J. (1998). Fast Self-Recovering Controllers. <i>16th IEEE VLSI Test Symposium (VTS’98)</i>, 296–302. <a href=\"https://doi.org/10.1109/vtest.1998.670883\">https://doi.org/10.1109/vtest.1998.670883</a>"},"year":"1998","place":"Monterey, CA, USA"}]