[{"extern":"1","language":[{"iso":"eng"}],"_id":"13008","department":[{"_id":"48"}],"user_id":"209","status":"public","publication":"Design Automation and Test in Europe (DATE'98)","type":"conference","title":"Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs","doi":"10.1109/date.1998.655853","date_updated":"2022-05-11T16:50:33Z","date_created":"2019-08-28T10:25:39Z","author":[{"first_name":"Sybille","full_name":"Hellebrand, Sybille","id":"209","orcid":"0000-0002-3717-3939","last_name":"Hellebrand"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"},{"first_name":"Vyacheslav","last_name":"N. Yarmolik","full_name":"N. Yarmolik, Vyacheslav"}],"year":"1998","place":"Paris, France","page":"173-179","citation":{"bibtex":"@inproceedings{Hellebrand_Wunderlich_N. Yarmolik_1998, place={Paris, France}, title={Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs}, DOI={<a href=\"https://doi.org/10.1109/date.1998.655853\">10.1109/date.1998.655853</a>}, booktitle={Design Automation and Test in Europe (DATE’98)}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim and N. Yarmolik, Vyacheslav}, year={1998}, pages={173–179} }","short":"S. Hellebrand, H.-J. Wunderlich, V. N. Yarmolik, in: Design Automation and Test in Europe (DATE’98), Paris, France, 1998, pp. 173–179.","mla":"Hellebrand, Sybille, et al. “Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs.” <i>Design Automation and Test in Europe (DATE’98)</i>, 1998, pp. 173–79, doi:<a href=\"https://doi.org/10.1109/date.1998.655853\">10.1109/date.1998.655853</a>.","apa":"Hellebrand, S., Wunderlich, H.-J., &#38; N. Yarmolik, V. (1998). Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs. <i>Design Automation and Test in Europe (DATE’98)</i>, 173–179. <a href=\"https://doi.org/10.1109/date.1998.655853\">https://doi.org/10.1109/date.1998.655853</a>","ieee":"S. Hellebrand, H.-J. Wunderlich, and V. N. Yarmolik, “Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs,” in <i>Design Automation and Test in Europe (DATE’98)</i>, 1998, pp. 173–179, doi: <a href=\"https://doi.org/10.1109/date.1998.655853\">10.1109/date.1998.655853</a>.","chicago":"Hellebrand, Sybille, Hans-Joachim Wunderlich, and Vyacheslav N. Yarmolik. “Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs.” In <i>Design Automation and Test in Europe (DATE’98)</i>, 173–79. Paris, France, 1998. <a href=\"https://doi.org/10.1109/date.1998.655853\">https://doi.org/10.1109/date.1998.655853</a>.","ama":"Hellebrand S, Wunderlich H-J, N. Yarmolik V. Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs. In: <i>Design Automation and Test in Europe (DATE’98)</i>. ; 1998:173-179. doi:<a href=\"https://doi.org/10.1109/date.1998.655853\">10.1109/date.1998.655853</a>"}},{"year":"1998","place":"Szczyrk, Poland","citation":{"apa":"N. Yarmolik, V., V. Klimets, Y., Hellebrand, S., &#38; Wunderlich, H.-J. (1998). New Transparent RAM BIST Based on Self-Adjusting Output Data Compression. <i>Design &#38; Diagnostics of Electronic Circuits &#38; Systems (DDECS’98)</i>, 27–33.","bibtex":"@inproceedings{N. Yarmolik_V. Klimets_Hellebrand_Wunderlich_1998, place={Szczyrk, Poland}, title={New Transparent RAM BIST Based on Self-Adjusting Output Data Compression}, booktitle={Design &#38; Diagnostics of Electronic Circuits &#38; Systems (DDECS’98)}, author={N. Yarmolik, Vyacheslav and V. Klimets, Yuri and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1998}, pages={27–33} }","mla":"N. Yarmolik, Vyacheslav, et al. “New Transparent RAM BIST Based on Self-Adjusting Output Data Compression.” <i>Design &#38; Diagnostics of Electronic Circuits &#38; Systems (DDECS’98)</i>, 1998, pp. 27–33.","short":"V. N. Yarmolik, Y. V. Klimets, S. Hellebrand, H.-J. Wunderlich, in: Design &#38; Diagnostics of Electronic Circuits &#38; Systems (DDECS’98), Szczyrk, Poland, 1998, pp. 27–33.","ama":"N. Yarmolik V, V. Klimets Y, Hellebrand S, Wunderlich H-J. New Transparent RAM BIST Based on Self-Adjusting Output Data Compression. In: <i>Design &#38; Diagnostics of Electronic Circuits &#38; Systems (DDECS’98)</i>. ; 1998:27-33.","chicago":"N. Yarmolik, Vyacheslav, Yuri V. Klimets, Sybille Hellebrand, and Hans-Joachim Wunderlich. “New Transparent RAM BIST Based on Self-Adjusting Output Data Compression.” In <i>Design &#38; Diagnostics of Electronic Circuits &#38; Systems (DDECS’98)</i>, 27–33. Szczyrk, Poland, 1998.","ieee":"V. N. Yarmolik, Y. V. Klimets, S. Hellebrand, and H.-J. Wunderlich, “New Transparent RAM BIST Based on Self-Adjusting Output Data Compression,” in <i>Design &#38; Diagnostics of Electronic Circuits &#38; Systems (DDECS’98)</i>, 1998, pp. 27–33."},"page":"27-33","date_updated":"2022-05-11T16:52:31Z","date_created":"2019-08-28T11:55:07Z","author":[{"first_name":"Vyacheslav","full_name":"N. Yarmolik, Vyacheslav","last_name":"N. Yarmolik"},{"first_name":"Yuri","last_name":"V. Klimets","full_name":"V. Klimets, Yuri"},{"first_name":"Sybille","full_name":"Hellebrand, Sybille","id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"}],"title":"New Transparent RAM BIST Based on Self-Adjusting Output Data Compression","type":"conference","publication":"Design & Diagnostics of Electronic Circuits & Systems (DDECS'98)","status":"public","_id":"13063","user_id":"209","department":[{"_id":"48"}],"language":[{"iso":"eng"}],"extern":"1"},{"title":"STARBIST: Scan Autocorrelated Random Pattern Generation","date_created":"2019-08-28T12:15:05Z","author":[{"first_name":"Kun-Han","last_name":"Tsai","full_name":"Tsai, Kun-Han"},{"full_name":"Hellebrand, Sybille","id":"209","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"},{"last_name":"Rajski","full_name":"Rajski, Janusz","first_name":"Janusz"},{"first_name":"Malgorzata","last_name":"Marek-Sadowska","full_name":"Marek-Sadowska, Malgorzata"}],"date_updated":"2022-01-06T06:51:28Z","citation":{"ieee":"K.-H. Tsai, S. Hellebrand, J. Rajski, and M. Marek-Sadowska, <i>STARBIST: Scan Autocorrelated Random Pattern Generation</i>. 4th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA, 1997.","chicago":"Tsai, Kun-Han, Sybille Hellebrand, Janusz Rajski, and Malgorzata Marek-Sadowska. <i>STARBIST: Scan Autocorrelated Random Pattern Generation</i>. 4th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA, 1997.","ama":"Tsai K-H, Hellebrand S, Rajski J, Marek-Sadowska M. <i>STARBIST: Scan Autocorrelated Random Pattern Generation</i>. 4th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA; 1997.","apa":"Tsai, K.-H., Hellebrand, S., Rajski, J., &#38; Marek-Sadowska, M. (1997). <i>STARBIST: Scan Autocorrelated Random Pattern Generation</i>. 4th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA.","mla":"Tsai, Kun-Han, et al. <i>STARBIST: Scan Autocorrelated Random Pattern Generation</i>. 1997.","short":"K.-H. Tsai, S. Hellebrand, J. Rajski, M. Marek-Sadowska, STARBIST: Scan Autocorrelated Random Pattern Generation, 4th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA, 1997.","bibtex":"@book{Tsai_Hellebrand_Rajski_Marek-Sadowska_1997, place={4th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA}, title={STARBIST: Scan Autocorrelated Random Pattern Generation}, author={Tsai, Kun-Han and Hellebrand, Sybille and Rajski, Janusz and Marek-Sadowska, Malgorzata}, year={1997} }"},"year":"1997","place":"4th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA","extern":"1","language":[{"iso":"eng"}],"keyword":["WORKSHOP"],"department":[{"_id":"48"}],"user_id":"659","_id":"13089","status":"public","type":"misc"},{"citation":{"mla":"Hertwig, Andre, et al. <i>Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications</i>. 1997.","bibtex":"@book{Hertwig_Hellebrand_Wunderlich_1997, place={3rd IEEE International On-Line Testing Workshop, Crete, Greece}, title={Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications}, author={Hertwig, Andre and Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1997} }","short":"A. Hertwig, S. Hellebrand, H.-J. Wunderlich, Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications, 3rd IEEE International On-Line Testing Workshop, Crete, Greece, 1997.","apa":"Hertwig, A., Hellebrand, S., &#38; Wunderlich, H.-J. (1997). <i>Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications</i>. 3rd IEEE International On-Line Testing Workshop, Crete, Greece.","chicago":"Hertwig, Andre, Sybille Hellebrand, and Hans-Joachim Wunderlich. <i>Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications</i>. 3rd IEEE International On-Line Testing Workshop, Crete, Greece, 1997.","ieee":"A. Hertwig, S. Hellebrand, and H.-J. Wunderlich, <i>Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications</i>. 3rd IEEE International On-Line Testing Workshop, Crete, Greece, 1997.","ama":"Hertwig A, Hellebrand S, Wunderlich H-J. <i>Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications</i>. 3rd IEEE International On-Line Testing Workshop, Crete, Greece; 1997."},"place":"3rd IEEE International On-Line Testing Workshop, Crete, Greece","year":"1997","date_created":"2019-08-28T12:15:36Z","author":[{"first_name":"Andre","last_name":"Hertwig","full_name":"Hertwig, Andre"},{"first_name":"Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209"},{"first_name":"Hans-Joachim","last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim"}],"date_updated":"2022-01-06T06:51:28Z","title":"Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications","type":"misc","status":"public","department":[{"_id":"48"}],"user_id":"659","_id":"13090","language":[{"iso":"eng"}],"extern":"1","keyword":["WORKSHOP"]},{"title":"STARBIST: Scan Autocorrelated Random Pattern Generation","doi":"10.1109/dac.1997.597194","publisher":"IEEE","date_updated":"2022-05-11T16:53:52Z","date_created":"2019-08-28T10:25:41Z","author":[{"last_name":"Tsai","full_name":"Tsai, Kun-Han","first_name":"Kun-Han"},{"full_name":"Hellebrand, Sybille","id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"last_name":"Marek-Sadowska","full_name":"Marek-Sadowska, Malgorzata","first_name":"Malgorzata"},{"last_name":"Rajski","full_name":"Rajski, Janusz","first_name":"Janusz"}],"place":"Anaheim, CA, USA","year":"1997","citation":{"bibtex":"@inproceedings{Tsai_Hellebrand_Marek-Sadowska_Rajski_1997, place={Anaheim, CA, USA}, title={STARBIST: Scan Autocorrelated Random Pattern Generation}, DOI={<a href=\"https://doi.org/10.1109/dac.1997.597194\">10.1109/dac.1997.597194</a>}, booktitle={34th ACM/IEEE Design Automation Conference (DAC’97)}, publisher={IEEE}, author={Tsai, Kun-Han and Hellebrand, Sybille and Marek-Sadowska, Malgorzata and Rajski, Janusz}, year={1997} }","short":"K.-H. Tsai, S. Hellebrand, M. Marek-Sadowska, J. Rajski, in: 34th ACM/IEEE Design Automation Conference (DAC’97), IEEE, Anaheim, CA, USA, 1997.","mla":"Tsai, Kun-Han, et al. “STARBIST: Scan Autocorrelated Random Pattern Generation.” <i>34th ACM/IEEE Design Automation Conference (DAC’97)</i>, IEEE, 1997, doi:<a href=\"https://doi.org/10.1109/dac.1997.597194\">10.1109/dac.1997.597194</a>.","apa":"Tsai, K.-H., Hellebrand, S., Marek-Sadowska, M., &#38; Rajski, J. (1997). STARBIST: Scan Autocorrelated Random Pattern Generation. <i>34th ACM/IEEE Design Automation Conference (DAC’97)</i>. <a href=\"https://doi.org/10.1109/dac.1997.597194\">https://doi.org/10.1109/dac.1997.597194</a>","ieee":"K.-H. Tsai, S. Hellebrand, M. Marek-Sadowska, and J. Rajski, “STARBIST: Scan Autocorrelated Random Pattern Generation,” 1997, doi: <a href=\"https://doi.org/10.1109/dac.1997.597194\">10.1109/dac.1997.597194</a>.","chicago":"Tsai, Kun-Han, Sybille Hellebrand, Malgorzata Marek-Sadowska, and Janusz Rajski. “STARBIST: Scan Autocorrelated Random Pattern Generation.” In <i>34th ACM/IEEE Design Automation Conference (DAC’97)</i>. Anaheim, CA, USA: IEEE, 1997. <a href=\"https://doi.org/10.1109/dac.1997.597194\">https://doi.org/10.1109/dac.1997.597194</a>.","ama":"Tsai K-H, Hellebrand S, Marek-Sadowska M, Rajski J. STARBIST: Scan Autocorrelated Random Pattern Generation. In: <i>34th ACM/IEEE Design Automation Conference (DAC’97)</i>. IEEE; 1997. doi:<a href=\"https://doi.org/10.1109/dac.1997.597194\">10.1109/dac.1997.597194</a>"},"language":[{"iso":"eng"}],"extern":"1","_id":"13009","user_id":"209","department":[{"_id":"48"}],"status":"public","type":"conference","publication":"34th ACM/IEEE Design Automation Conference (DAC'97)"},{"status":"public","type":"misc","language":[{"iso":"eng"}],"extern":"1","keyword":["WORKSHOP"],"department":[{"_id":"48"}],"user_id":"659","_id":"13087","citation":{"short":"S. Hellebrand, H.-J. Wunderlich, Using Embedded Processors for BIST, 3rd IEEE International Test Synthesis Workshop, Santa Barbara, CA, 1996.","bibtex":"@book{Hellebrand_Wunderlich_1996, place={3rd IEEE International Test Synthesis Workshop, Santa Barbara, CA}, title={Using Embedded Processors for BIST}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1996} }","mla":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. <i>Using Embedded Processors for BIST</i>. 1996.","apa":"Hellebrand, S., &#38; Wunderlich, H.-J. (1996). <i>Using Embedded Processors for BIST</i>. 3rd IEEE International Test Synthesis Workshop, Santa Barbara, CA.","ieee":"S. Hellebrand and H.-J. Wunderlich, <i>Using Embedded Processors for BIST</i>. 3rd IEEE International Test Synthesis Workshop, Santa Barbara, CA, 1996.","chicago":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. <i>Using Embedded Processors for BIST</i>. 3rd IEEE International Test Synthesis Workshop, Santa Barbara, CA, 1996.","ama":"Hellebrand S, Wunderlich H-J. <i>Using Embedded Processors for BIST</i>. 3rd IEEE International Test Synthesis Workshop, Santa Barbara, CA; 1996."},"place":"3rd IEEE International Test Synthesis Workshop, Santa Barbara, CA","year":"1996","title":"Using Embedded Processors for BIST","author":[{"orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209","first_name":"Sybille"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"date_created":"2019-08-28T12:14:03Z","date_updated":"2022-01-06T06:51:28Z"},{"type":"misc","status":"public","_id":"13088","department":[{"_id":"48"}],"user_id":"659","keyword":["WORKSHOP"],"language":[{"iso":"eng"}],"extern":"1","place":"2nd IEEE International On-Line Testing Workshop. Biarritz, France","year":"1996","citation":{"apa":"Hellebrand, S., Wunderlich, H.-J., &#38; Hertwig, A. (1996). <i>Mixed-Mode BIST Using Embedded Processors</i>. 2nd IEEE International On-Line Testing Workshop. Biarritz, France.","bibtex":"@book{Hellebrand_Wunderlich_Hertwig_1996, place={2nd IEEE International On-Line Testing Workshop. Biarritz, France}, title={Mixed-Mode BIST Using Embedded Processors}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim and Hertwig, Andre}, year={1996} }","mla":"Hellebrand, Sybille, et al. <i>Mixed-Mode BIST Using Embedded Processors</i>. 1996.","short":"S. Hellebrand, H.-J. Wunderlich, A. Hertwig, Mixed-Mode BIST Using Embedded Processors, 2nd IEEE International On-Line Testing Workshop. Biarritz, France, 1996.","chicago":"Hellebrand, Sybille, Hans-Joachim Wunderlich, and Andre Hertwig. <i>Mixed-Mode BIST Using Embedded Processors</i>. 2nd IEEE International On-Line Testing Workshop. Biarritz, France, 1996.","ieee":"S. Hellebrand, H.-J. Wunderlich, and A. Hertwig, <i>Mixed-Mode BIST Using Embedded Processors</i>. 2nd IEEE International On-Line Testing Workshop. Biarritz, France, 1996.","ama":"Hellebrand S, Wunderlich H-J, Hertwig A. <i>Mixed-Mode BIST Using Embedded Processors</i>. 2nd IEEE International On-Line Testing Workshop. Biarritz, France; 1996."},"date_updated":"2022-01-06T06:51:28Z","date_created":"2019-08-28T12:14:35Z","author":[{"full_name":"Hellebrand, Sybille","id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"},{"first_name":"Andre","last_name":"Hertwig","full_name":"Hertwig, Andre"}],"title":"Mixed-Mode BIST Using Embedded Processors"},{"type":"conference","publication":"IEEE International Test Conference (ITC'96)","status":"public","user_id":"209","department":[{"_id":"48"}],"_id":"13010","extern":"1","language":[{"iso":"eng"}],"citation":{"short":"S. Hellebrand, H.-J. Wunderlich, A. Hertwig, in: IEEE International Test Conference (ITC’96), IEEE, Washington, DC, USA, 1996, pp. 195–204.","bibtex":"@inproceedings{Hellebrand_Wunderlich_Hertwig_1996, place={Washington, DC, USA}, title={Mixed-Mode BIST Using Embedded Processors}, DOI={<a href=\"https://doi.org/10.1109/test.1996.556962\">10.1109/test.1996.556962</a>}, booktitle={IEEE International Test Conference (ITC’96)}, publisher={IEEE}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim and Hertwig, Andre}, year={1996}, pages={195–204} }","mla":"Hellebrand, Sybille, et al. “Mixed-Mode BIST Using Embedded Processors.” <i>IEEE International Test Conference (ITC’96)</i>, IEEE, 1996, pp. 195–204, doi:<a href=\"https://doi.org/10.1109/test.1996.556962\">10.1109/test.1996.556962</a>.","apa":"Hellebrand, S., Wunderlich, H.-J., &#38; Hertwig, A. (1996). Mixed-Mode BIST Using Embedded Processors. <i>IEEE International Test Conference (ITC’96)</i>, 195–204. <a href=\"https://doi.org/10.1109/test.1996.556962\">https://doi.org/10.1109/test.1996.556962</a>","ama":"Hellebrand S, Wunderlich H-J, Hertwig A. Mixed-Mode BIST Using Embedded Processors. In: <i>IEEE International Test Conference (ITC’96)</i>. IEEE; 1996:195-204. doi:<a href=\"https://doi.org/10.1109/test.1996.556962\">10.1109/test.1996.556962</a>","ieee":"S. Hellebrand, H.-J. Wunderlich, and A. Hertwig, “Mixed-Mode BIST Using Embedded Processors,” in <i>IEEE International Test Conference (ITC’96)</i>, 1996, pp. 195–204, doi: <a href=\"https://doi.org/10.1109/test.1996.556962\">10.1109/test.1996.556962</a>.","chicago":"Hellebrand, Sybille, Hans-Joachim Wunderlich, and Andre Hertwig. “Mixed-Mode BIST Using Embedded Processors.” In <i>IEEE International Test Conference (ITC’96)</i>, 195–204. Washington, DC, USA: IEEE, 1996. <a href=\"https://doi.org/10.1109/test.1996.556962\">https://doi.org/10.1109/test.1996.556962</a>."},"page":"195-204","year":"1996","place":"Washington, DC, USA","date_created":"2019-08-28T10:25:42Z","author":[{"orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209","full_name":"Hellebrand, Sybille","first_name":"Sybille"},{"last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim","first_name":"Hans-Joachim"},{"first_name":"Andre","full_name":"Hertwig, Andre","last_name":"Hertwig"}],"date_updated":"2022-05-11T16:54:33Z","publisher":"IEEE","doi":"10.1109/test.1996.556962","title":"Mixed-Mode BIST Using Embedded Processors"},{"language":[{"iso":"eng"}],"extern":"1","user_id":"659","department":[{"_id":"48"}],"_id":"13026","status":"public","type":"report","title":"Synthesis Procedures for Self-Testable Controllers","author":[{"last_name":"Hellebrand","orcid":"0000-0002-3717-3939","id":"209","full_name":"Hellebrand, Sybille","first_name":"Sybille"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"}],"date_created":"2019-08-28T10:32:24Z","date_updated":"2022-01-06T06:51:27Z","citation":{"apa":"Hellebrand, S., &#38; Wunderlich, H.-J. (1995). <i>Synthesis Procedures for Self-Testable Controllers</i>. University of Siegen, Germany.","mla":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. <i>Synthesis Procedures for Self-Testable Controllers</i>. 1995.","bibtex":"@book{Hellebrand_Wunderlich_1995, place={University of Siegen, Germany}, title={Synthesis Procedures for Self-Testable Controllers}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1995} }","short":"S. Hellebrand, H.-J. Wunderlich, Synthesis Procedures for Self-Testable Controllers, University of Siegen, Germany, 1995.","ieee":"S. Hellebrand and H.-J. Wunderlich, <i>Synthesis Procedures for Self-Testable Controllers</i>. University of Siegen, Germany, 1995.","chicago":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. <i>Synthesis Procedures for Self-Testable Controllers</i>. University of Siegen, Germany, 1995.","ama":"Hellebrand S, Wunderlich H-J. <i>Synthesis Procedures for Self-Testable Controllers</i>. University of Siegen, Germany; 1995."},"place":"University of Siegen, Germany","year":"1995"},{"department":[{"_id":"48"}],"user_id":"659","_id":"13027","extern":"1","language":[{"iso":"eng"}],"type":"report","status":"public","date_created":"2019-08-28T10:32:25Z","author":[{"full_name":"Hellebrand, Sybille","id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"},{"first_name":"F.","last_name":"Goncalves","full_name":"Goncalves, F."},{"first_name":"Joao","last_name":"Paulo Teixeira","full_name":"Paulo Teixeira, Joao"}],"date_updated":"2022-01-06T06:51:27Z","title":"Evaluation of Self-Testable Controller Architectures Based on Realistic Fault Analysis","citation":{"ama":"Hellebrand S, Wunderlich H-J, Goncalves F, Paulo Teixeira J. <i>Evaluation of Self-Testable Controller Architectures Based on Realistic Fault Analysis</i>. University Siegen, Germany; 1995.","chicago":"Hellebrand, Sybille, Hans-Joachim Wunderlich, F. Goncalves, and Joao Paulo Teixeira. <i>Evaluation of Self-Testable Controller Architectures Based on Realistic Fault Analysis</i>. University Siegen, Germany, 1995.","ieee":"S. Hellebrand, H.-J. Wunderlich, F. Goncalves, and J. Paulo Teixeira, <i>Evaluation of Self-Testable Controller Architectures Based on Realistic Fault Analysis</i>. University Siegen, Germany, 1995.","mla":"Hellebrand, Sybille, et al. <i>Evaluation of Self-Testable Controller Architectures Based on Realistic Fault Analysis</i>. 1995.","bibtex":"@book{Hellebrand_Wunderlich_Goncalves_Paulo Teixeira_1995, place={University Siegen, Germany}, title={Evaluation of Self-Testable Controller Architectures Based on Realistic Fault Analysis}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim and Goncalves, F. and Paulo Teixeira, Joao}, year={1995} }","short":"S. Hellebrand, H.-J. Wunderlich, F. Goncalves, J. Paulo Teixeira, Evaluation of Self-Testable Controller Architectures Based on Realistic Fault Analysis, University Siegen, Germany, 1995.","apa":"Hellebrand, S., Wunderlich, H.-J., Goncalves, F., &#38; Paulo Teixeira, J. (1995). <i>Evaluation of Self-Testable Controller Architectures Based on Realistic Fault Analysis</i>. University Siegen, Germany."},"year":"1995","place":"University Siegen, Germany"},{"status":"public","type":"report","language":[{"iso":"eng"}],"extern":"1","_id":"13028","user_id":"659","department":[{"_id":"48"}],"year":"1995","place":"University of Siegen, Germany","citation":{"short":"S. Hellebrand, M. Herzog, H.-J. Wunderlich, Partitioning of CMOS-Circuits for On-Chip IDDQ-Testing, University of Siegen, Germany, 1995.","bibtex":"@book{Hellebrand_Herzog_Wunderlich_1995, place={University of Siegen, Germany}, title={Partitioning of CMOS-Circuits for On-Chip IDDQ-Testing}, author={Hellebrand, Sybille and Herzog, Maik and Wunderlich, Hans-Joachim}, year={1995} }","mla":"Hellebrand, Sybille, et al. <i>Partitioning of CMOS-Circuits for On-Chip IDDQ-Testing</i>. 1995.","apa":"Hellebrand, S., Herzog, M., &#38; Wunderlich, H.-J. (1995). <i>Partitioning of CMOS-Circuits for On-Chip IDDQ-Testing</i>. University of Siegen, Germany.","chicago":"Hellebrand, Sybille, Maik Herzog, and Hans-Joachim Wunderlich. <i>Partitioning of CMOS-Circuits for On-Chip IDDQ-Testing</i>. University of Siegen, Germany, 1995.","ieee":"S. Hellebrand, M. Herzog, and H.-J. Wunderlich, <i>Partitioning of CMOS-Circuits for On-Chip IDDQ-Testing</i>. University of Siegen, Germany, 1995.","ama":"Hellebrand S, Herzog M, Wunderlich H-J. <i>Partitioning of CMOS-Circuits for On-Chip IDDQ-Testing</i>. University of Siegen, Germany; 1995."},"title":"Partitioning of CMOS-Circuits for On-Chip IDDQ-Testing","date_updated":"2022-01-06T06:51:27Z","date_created":"2019-08-28T10:32:26Z","author":[{"full_name":"Hellebrand, Sybille","id":"209","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","first_name":"Sybille"},{"first_name":"Maik","last_name":"Herzog","full_name":"Herzog, Maik"},{"first_name":"Hans-Joachim","last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim"}]},{"date_created":"2019-08-28T12:13:37Z","author":[{"last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","id":"209","first_name":"Sybille"},{"first_name":"Birgit","last_name":"Reeb","full_name":"Reeb, Birgit"},{"full_name":"Tarnick, Steffen","last_name":"Tarnick","first_name":"Steffen"},{"first_name":"Hans-Joachim","last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim"}],"date_updated":"2022-01-06T06:51:28Z","title":"Pattern Generation for a Deterministic BIST Scheme","citation":{"mla":"Hellebrand, Sybille, et al. <i>Pattern Generation for a Deterministic BIST Scheme</i>. 1995.","short":"S. Hellebrand, B. Reeb, S. Tarnick, H.-J. Wunderlich, Pattern Generation for a Deterministic BIST Scheme, 2nd IEEE International Test Synthesis Workshop, Santa Barbara, CA, 1995.","bibtex":"@book{Hellebrand_Reeb_Tarnick_Wunderlich_1995, place={2nd IEEE International Test Synthesis Workshop, Santa Barbara, CA}, title={Pattern Generation for a Deterministic BIST Scheme}, author={Hellebrand, Sybille and Reeb, Birgit and Tarnick, Steffen and Wunderlich, Hans-Joachim}, year={1995} }","apa":"Hellebrand, S., Reeb, B., Tarnick, S., &#38; Wunderlich, H.-J. (1995). <i>Pattern Generation for a Deterministic BIST Scheme</i>. 2nd IEEE International Test Synthesis Workshop, Santa Barbara, CA.","ieee":"S. Hellebrand, B. Reeb, S. Tarnick, and H.-J. Wunderlich, <i>Pattern Generation for a Deterministic BIST Scheme</i>. 2nd IEEE International Test Synthesis Workshop, Santa Barbara, CA, 1995.","chicago":"Hellebrand, Sybille, Birgit Reeb, Steffen Tarnick, and Hans-Joachim Wunderlich. <i>Pattern Generation for a Deterministic BIST Scheme</i>. 2nd IEEE International Test Synthesis Workshop, Santa Barbara, CA, 1995.","ama":"Hellebrand S, Reeb B, Tarnick S, Wunderlich H-J. <i>Pattern Generation for a Deterministic BIST Scheme</i>. 2nd IEEE International Test Synthesis Workshop, Santa Barbara, CA; 1995."},"place":"2nd IEEE International Test Synthesis Workshop, Santa Barbara, CA","year":"1995","department":[{"_id":"48"}],"user_id":"659","_id":"13086","extern":"1","language":[{"iso":"eng"}],"keyword":["WORKSHOP"],"type":"misc","status":"public"},{"department":[{"_id":"48"}],"user_id":"209","_id":"13011","language":[{"iso":"eng"}],"extern":"1","publication":"IEEE Transactions on Computers","type":"journal_article","status":"public","volume":44,"date_created":"2019-08-28T10:26:37Z","author":[{"first_name":"Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209"},{"first_name":"Janusz","last_name":"Rajski","full_name":"Rajski, Janusz"},{"first_name":"Steffen","full_name":"Tarnick, Steffen","last_name":"Tarnick"},{"full_name":"Venkataraman, Srikanth","last_name":"Venkataraman","first_name":"Srikanth"},{"last_name":"Courtois","full_name":"Courtois, B.","first_name":"B."}],"publisher":"IEEE","date_updated":"2022-05-11T16:55:15Z","doi":"10.1109/12.364534","title":"Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers","issue":"2","intvolume":"        44","page":"223-233","citation":{"mla":"Hellebrand, Sybille, et al. “Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers.” <i>IEEE Transactions on Computers</i>, vol. 44, no. 2, IEEE, 1995, pp. 223–33, doi:<a href=\"https://doi.org/10.1109/12.364534\">10.1109/12.364534</a>.","short":"S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, B. Courtois, IEEE Transactions on Computers 44 (1995) 223–233.","bibtex":"@article{Hellebrand_Rajski_Tarnick_Venkataraman_Courtois_1995, title={Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers}, volume={44}, DOI={<a href=\"https://doi.org/10.1109/12.364534\">10.1109/12.364534</a>}, number={2}, journal={IEEE Transactions on Computers}, publisher={IEEE}, author={Hellebrand, Sybille and Rajski, Janusz and Tarnick, Steffen and Venkataraman, Srikanth and Courtois, B.}, year={1995}, pages={223–233} }","apa":"Hellebrand, S., Rajski, J., Tarnick, S., Venkataraman, S., &#38; Courtois, B. (1995). Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers. <i>IEEE Transactions on Computers</i>, <i>44</i>(2), 223–233. <a href=\"https://doi.org/10.1109/12.364534\">https://doi.org/10.1109/12.364534</a>","ama":"Hellebrand S, Rajski J, Tarnick S, Venkataraman S, Courtois B. Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers. <i>IEEE Transactions on Computers</i>. 1995;44(2):223-233. doi:<a href=\"https://doi.org/10.1109/12.364534\">10.1109/12.364534</a>","ieee":"S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtois, “Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers,” <i>IEEE Transactions on Computers</i>, vol. 44, no. 2, pp. 223–233, 1995, doi: <a href=\"https://doi.org/10.1109/12.364534\">10.1109/12.364534</a>.","chicago":"Hellebrand, Sybille, Janusz Rajski, Steffen Tarnick, Srikanth Venkataraman, and B. Courtois. “Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers.” <i>IEEE Transactions on Computers</i> 44, no. 2 (1995): 223–33. <a href=\"https://doi.org/10.1109/12.364534\">https://doi.org/10.1109/12.364534</a>."},"year":"1995"},{"extern":"1","language":[{"iso":"eng"}],"_id":"13012","user_id":"209","department":[{"_id":"48"}],"status":"public","type":"conference","publication":"ACM/IEEE International Conference on Computer Aided Design (ICCAD'95)","title":"Pattern Generation for a Deterministic BIST Scheme","doi":"10.1109/iccad.1995.479997","publisher":"IEEE","date_updated":"2022-05-11T16:55:51Z","date_created":"2019-08-28T10:26:38Z","author":[{"orcid":"0000-0002-3717-3939","last_name":"Hellebrand","id":"209","full_name":"Hellebrand, Sybille","first_name":"Sybille"},{"last_name":"Reeb","full_name":"Reeb, Birgit","first_name":"Birgit"},{"first_name":"Steffen","last_name":"Tarnick","full_name":"Tarnick, Steffen"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"}],"place":"San Jose, CA, USA","year":"1995","citation":{"ama":"Hellebrand S, Reeb B, Tarnick S, Wunderlich H-J. Pattern Generation for a Deterministic BIST Scheme. In: <i>ACM/IEEE International Conference on Computer Aided Design (ICCAD’95)</i>. IEEE; 1995:88-94. doi:<a href=\"https://doi.org/10.1109/iccad.1995.479997\">10.1109/iccad.1995.479997</a>","ieee":"S. Hellebrand, B. Reeb, S. Tarnick, and H.-J. Wunderlich, “Pattern Generation for a Deterministic BIST Scheme,” in <i>ACM/IEEE International Conference on Computer Aided Design (ICCAD’95)</i>, 1995, pp. 88–94, doi: <a href=\"https://doi.org/10.1109/iccad.1995.479997\">10.1109/iccad.1995.479997</a>.","chicago":"Hellebrand, Sybille, Birgit Reeb, Steffen Tarnick, and Hans-Joachim Wunderlich. “Pattern Generation for a Deterministic BIST Scheme.” In <i>ACM/IEEE International Conference on Computer Aided Design (ICCAD’95)</i>, 88–94. San Jose, CA, USA: IEEE, 1995. <a href=\"https://doi.org/10.1109/iccad.1995.479997\">https://doi.org/10.1109/iccad.1995.479997</a>.","apa":"Hellebrand, S., Reeb, B., Tarnick, S., &#38; Wunderlich, H.-J. (1995). Pattern Generation for a Deterministic BIST Scheme. <i>ACM/IEEE International Conference on Computer Aided Design (ICCAD’95)</i>, 88–94. <a href=\"https://doi.org/10.1109/iccad.1995.479997\">https://doi.org/10.1109/iccad.1995.479997</a>","short":"S. Hellebrand, B. Reeb, S. Tarnick, H.-J. Wunderlich, in: ACM/IEEE International Conference on Computer Aided Design (ICCAD’95), IEEE, San Jose, CA, USA, 1995, pp. 88–94.","bibtex":"@inproceedings{Hellebrand_Reeb_Tarnick_Wunderlich_1995, place={San Jose, CA, USA}, title={Pattern Generation for a Deterministic BIST Scheme}, DOI={<a href=\"https://doi.org/10.1109/iccad.1995.479997\">10.1109/iccad.1995.479997</a>}, booktitle={ACM/IEEE International Conference on Computer Aided Design (ICCAD’95)}, publisher={IEEE}, author={Hellebrand, Sybille and Reeb, Birgit and Tarnick, Steffen and Wunderlich, Hans-Joachim}, year={1995}, pages={88–94} }","mla":"Hellebrand, Sybille, et al. “Pattern Generation for a Deterministic BIST Scheme.” <i>ACM/IEEE International Conference on Computer Aided Design (ICCAD’95)</i>, IEEE, 1995, pp. 88–94, doi:<a href=\"https://doi.org/10.1109/iccad.1995.479997\">10.1109/iccad.1995.479997</a>."},"page":"88-94"},{"language":[{"iso":"eng"}],"extern":"1","department":[{"_id":"48"}],"user_id":"659","_id":"13024","status":"public","type":"report","title":"Synthesis for Off-line Testability","date_created":"2019-08-28T10:31:16Z","author":[{"last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","id":"209","first_name":"Sybille"},{"full_name":"Juergensen, Arne","last_name":"Juergensen","first_name":"Arne"},{"first_name":"Hans-Joachim","last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim"}],"date_updated":"2022-01-06T06:51:27Z","citation":{"short":"S. Hellebrand, A. Juergensen, H.-J. Wunderlich, Synthesis for Off-Line Testability, University of Siegen, Germany, 1994.","bibtex":"@book{Hellebrand_Juergensen_Wunderlich_1994, place={University of Siegen, Germany}, title={Synthesis for Off-line Testability}, author={Hellebrand, Sybille and Juergensen, Arne and Wunderlich, Hans-Joachim}, year={1994} }","mla":"Hellebrand, Sybille, et al. <i>Synthesis for Off-Line Testability</i>. 1994.","apa":"Hellebrand, S., Juergensen, A., &#38; Wunderlich, H.-J. (1994). <i>Synthesis for Off-line Testability</i>. University of Siegen, Germany.","ama":"Hellebrand S, Juergensen A, Wunderlich H-J. <i>Synthesis for Off-Line Testability</i>. University of Siegen, Germany; 1994.","chicago":"Hellebrand, Sybille, Arne Juergensen, and Hans-Joachim Wunderlich. <i>Synthesis for Off-Line Testability</i>. University of Siegen, Germany, 1994.","ieee":"S. Hellebrand, A. Juergensen, and H.-J. Wunderlich, <i>Synthesis for Off-line Testability</i>. University of Siegen, Germany, 1994."},"year":"1994","place":"University of Siegen, Germany"},{"extern":"1","language":[{"iso":"eng"}],"_id":"13025","department":[{"_id":"48"}],"user_id":"659","status":"public","type":"report","title":"Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time","date_updated":"2022-01-06T06:51:27Z","author":[{"first_name":"Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille","id":"209"},{"first_name":"Arne","full_name":"Juergensen, Arne","last_name":"Juergensen"},{"full_name":"Stroele, Albrecht","last_name":"Stroele","first_name":"Albrecht"},{"full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich","first_name":"Hans-Joachim"}],"date_created":"2019-08-28T10:31:17Z","year":"1994","place":"University of Siegen, Germany","citation":{"ama":"Hellebrand S, Juergensen A, Stroele A, Wunderlich H-J. <i>Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time</i>. University of Siegen, Germany; 1994.","ieee":"S. Hellebrand, A. Juergensen, A. Stroele, and H.-J. Wunderlich, <i>Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time</i>. University of Siegen, Germany, 1994.","chicago":"Hellebrand, Sybille, Arne Juergensen, Albrecht Stroele, and Hans-Joachim Wunderlich. <i>Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time</i>. University of Siegen, Germany, 1994.","apa":"Hellebrand, S., Juergensen, A., Stroele, A., &#38; Wunderlich, H.-J. (1994). <i>Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time</i>. University of Siegen, Germany.","short":"S. Hellebrand, A. Juergensen, A. Stroele, H.-J. Wunderlich, Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time, University of Siegen, Germany, 1994.","bibtex":"@book{Hellebrand_Juergensen_Stroele_Wunderlich_1994, place={University of Siegen, Germany}, title={Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time}, author={Hellebrand, Sybille and Juergensen, Arne and Stroele, Albrecht and Wunderlich, Hans-Joachim}, year={1994} }","mla":"Hellebrand, Sybille, et al. <i>Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time</i>. 1994."}},{"citation":{"ama":"Venkataraman S, Rajski J, Hellebrand S, Tarnick S. <i>Effiziente Testsatzkodierung Für Prüfpfad-Basierte Selbsttestarchitekturen</i>. 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands; 1994.","ieee":"S. Venkataraman, J. Rajski, S. Hellebrand, and S. Tarnick, <i>Effiziente Testsatzkodierung für Prüfpfad-basierte Selbsttestarchitekturen</i>. 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands, 1994.","chicago":"Venkataraman, Srikanth, Janusz Rajski, Sybille Hellebrand, and Steffen Tarnick. <i>Effiziente Testsatzkodierung Für Prüfpfad-Basierte Selbsttestarchitekturen</i>. 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands, 1994.","apa":"Venkataraman, S., Rajski, J., Hellebrand, S., &#38; Tarnick, S. (1994). <i>Effiziente Testsatzkodierung für Prüfpfad-basierte Selbsttestarchitekturen</i>. 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands.","bibtex":"@book{Venkataraman_Rajski_Hellebrand_Tarnick_1994, place={6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands}, title={Effiziente Testsatzkodierung für Prüfpfad-basierte Selbsttestarchitekturen}, author={Venkataraman, Srikanth and Rajski, Janusz and Hellebrand, Sybille and Tarnick, Steffen}, year={1994} }","short":"S. Venkataraman, J. Rajski, S. Hellebrand, S. Tarnick, Effiziente Testsatzkodierung Für Prüfpfad-Basierte Selbsttestarchitekturen, 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands, 1994.","mla":"Venkataraman, Srikanth, et al. <i>Effiziente Testsatzkodierung Für Prüfpfad-Basierte Selbsttestarchitekturen</i>. 1994."},"place":"6th ITG/GI/GME Workshop \"Testmethoden und Zuverlässigkeit von Schaltungen und Systemen\", Vaals, The Netherlands","year":"1994","title":"Effiziente Testsatzkodierung für Prüfpfad-basierte Selbsttestarchitekturen","author":[{"first_name":"Srikanth","last_name":"Venkataraman","full_name":"Venkataraman, Srikanth"},{"full_name":"Rajski, Janusz","last_name":"Rajski","first_name":"Janusz"},{"first_name":"Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209"},{"full_name":"Tarnick, Steffen","last_name":"Tarnick","first_name":"Steffen"}],"date_created":"2019-08-28T12:11:20Z","date_updated":"2022-01-06T06:51:28Z","status":"public","type":"misc","language":[{"iso":"eng"}],"extern":"1","keyword":["WORKSHOP"],"user_id":"659","department":[{"_id":"48"}],"_id":"13083"},{"status":"public","type":"misc","keyword":["WORKSHOP"],"language":[{"iso":"eng"}],"extern":"1","_id":"13084","department":[{"_id":"48"}],"user_id":"659","place":"6th ITG/GI/GME Workshop \"Testmethoden und Zuverlässigkeit von Schaltungen und Systemen\", Vaals, The Netherlands","year":"1994","citation":{"apa":"Hellebrand, S., &#38; Wunderlich, H.-J. (1994). <i>Ein Verfahren zur testfreundlichen Steuerwerkssynthese</i>. 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands.","mla":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. <i>Ein Verfahren Zur Testfreundlichen Steuerwerkssynthese</i>. 1994.","bibtex":"@book{Hellebrand_Wunderlich_1994, place={6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands}, title={Ein Verfahren zur testfreundlichen Steuerwerkssynthese}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1994} }","short":"S. Hellebrand, H.-J. Wunderlich, Ein Verfahren Zur Testfreundlichen Steuerwerkssynthese, 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands, 1994.","ama":"Hellebrand S, Wunderlich H-J. <i>Ein Verfahren Zur Testfreundlichen Steuerwerkssynthese</i>. 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands; 1994.","chicago":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. <i>Ein Verfahren Zur Testfreundlichen Steuerwerkssynthese</i>. 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands, 1994.","ieee":"S. Hellebrand and H.-J. Wunderlich, <i>Ein Verfahren zur testfreundlichen Steuerwerkssynthese</i>. 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands, 1994."},"title":"Ein Verfahren zur testfreundlichen Steuerwerkssynthese","date_updated":"2022-01-06T06:51:28Z","author":[{"orcid":"0000-0002-3717-3939","last_name":"Hellebrand","full_name":"Hellebrand, Sybille","id":"209","first_name":"Sybille"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"date_created":"2019-08-28T12:11:57Z"},{"citation":{"mla":"Hellebrand, Sybille, et al. <i>Synthesis for Testability - the ARCHIMEDES Approach</i>. 1994.","short":"S. Hellebrand, J. Paulo Teixeira, H.-J. Wunderlich, Synthesis for Testability - the ARCHIMEDES Approach, 1st IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA, 1994.","bibtex":"@book{Hellebrand_Paulo Teixeira_Wunderlich_1994, place={1st IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA}, title={Synthesis for Testability - the ARCHIMEDES Approach}, author={Hellebrand, Sybille and Paulo Teixeira, Joao and Wunderlich, Hans-Joachim}, year={1994} }","apa":"Hellebrand, S., Paulo Teixeira, J., &#38; Wunderlich, H.-J. (1994). <i>Synthesis for Testability - the ARCHIMEDES Approach</i>. 1st IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA.","ama":"Hellebrand S, Paulo Teixeira J, Wunderlich H-J. <i>Synthesis for Testability - the ARCHIMEDES Approach</i>. 1st IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA; 1994.","ieee":"S. Hellebrand, J. Paulo Teixeira, and H.-J. Wunderlich, <i>Synthesis for Testability - the ARCHIMEDES Approach</i>. 1st IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA, 1994.","chicago":"Hellebrand, Sybille, Joao Paulo Teixeira, and Hans-Joachim Wunderlich. <i>Synthesis for Testability - the ARCHIMEDES Approach</i>. 1st IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA, 1994."},"year":"1994","place":"1st IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA","author":[{"first_name":"Sybille","id":"209","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939"},{"first_name":"Joao","full_name":"Paulo Teixeira, Joao","last_name":"Paulo Teixeira"},{"first_name":"Hans-Joachim","full_name":"Wunderlich, Hans-Joachim","last_name":"Wunderlich"}],"date_created":"2019-08-28T12:13:01Z","date_updated":"2022-01-06T06:51:28Z","title":"Synthesis for Testability - the ARCHIMEDES Approach","type":"misc","status":"public","user_id":"659","department":[{"_id":"48"}],"_id":"13085","extern":"1","language":[{"iso":"eng"}],"keyword":["WORKSHOP"]},{"doi":"10.1109/iccad.1994.629752","title":"An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures","date_created":"2019-08-28T10:27:43Z","author":[{"id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"},{"first_name":"Hans-Joachim","last_name":"Wunderlich","full_name":"Wunderlich, Hans-Joachim"}],"date_updated":"2022-05-11T16:57:22Z","publisher":"IEEE","page":"110-116","citation":{"ama":"Hellebrand S, Wunderlich H-J. An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures. In: <i>ACM/IEEE International Conference on Computer-Aided Design (ICCAD’94)</i>. IEEE; 1994:110-116. doi:<a href=\"https://doi.org/10.1109/iccad.1994.629752\">10.1109/iccad.1994.629752</a>","chicago":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. “An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures.” In <i>ACM/IEEE International Conference on Computer-Aided Design (ICCAD’94)</i>, 110–16. San Jose, CA, USA: IEEE, 1994. <a href=\"https://doi.org/10.1109/iccad.1994.629752\">https://doi.org/10.1109/iccad.1994.629752</a>.","ieee":"S. Hellebrand and H.-J. Wunderlich, “An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures,” in <i>ACM/IEEE International Conference on Computer-Aided Design (ICCAD’94)</i>, 1994, pp. 110–116, doi: <a href=\"https://doi.org/10.1109/iccad.1994.629752\">10.1109/iccad.1994.629752</a>.","bibtex":"@inproceedings{Hellebrand_Wunderlich_1994, place={San Jose, CA, USA}, title={An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures}, DOI={<a href=\"https://doi.org/10.1109/iccad.1994.629752\">10.1109/iccad.1994.629752</a>}, booktitle={ACM/IEEE International Conference on Computer-Aided Design (ICCAD’94)}, publisher={IEEE}, author={Hellebrand, Sybille and Wunderlich, Hans-Joachim}, year={1994}, pages={110–116} }","short":"S. Hellebrand, H.-J. Wunderlich, in: ACM/IEEE International Conference on Computer-Aided Design (ICCAD’94), IEEE, San Jose, CA, USA, 1994, pp. 110–116.","mla":"Hellebrand, Sybille, and Hans-Joachim Wunderlich. “An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures.” <i>ACM/IEEE International Conference on Computer-Aided Design (ICCAD’94)</i>, IEEE, 1994, pp. 110–16, doi:<a href=\"https://doi.org/10.1109/iccad.1994.629752\">10.1109/iccad.1994.629752</a>.","apa":"Hellebrand, S., &#38; Wunderlich, H.-J. (1994). An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures. <i>ACM/IEEE International Conference on Computer-Aided Design (ICCAD’94)</i>, 110–116. <a href=\"https://doi.org/10.1109/iccad.1994.629752\">https://doi.org/10.1109/iccad.1994.629752</a>"},"place":"San Jose, CA, USA","year":"1994","language":[{"iso":"eng"}],"extern":"1","department":[{"_id":"48"}],"user_id":"209","_id":"13014","status":"public","publication":"ACM/IEEE International Conference on Computer-Aided Design (ICCAD'94)","type":"conference"}]