[{"date_updated":"2022-01-06T06:50:47Z","_id":"10605","intvolume":" 2010","doi":"10.1155/2010/180242","language":[{"iso":"eng"}],"year":"2010","citation":{"chicago":"Drzevitzky, Stephanie, Uwe Kastens, and Marco Platzner. “Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification.” International Journal of Reconfigurable Computing 2010 (2010). https://doi.org/10.1155/2010/180242.","ama":"Drzevitzky S, Kastens U, Platzner M. Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification. International Journal of Reconfigurable Computing. 2010;2010. doi:10.1155/2010/180242","apa":"Drzevitzky, S., Kastens, U., & Platzner, M. (2010). Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification. International Journal of Reconfigurable Computing, 2010. https://doi.org/10.1155/2010/180242","bibtex":"@article{Drzevitzky_Kastens_Platzner_2010, title={Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification}, volume={2010}, DOI={10.1155/2010/180242}, journal={International Journal of Reconfigurable Computing}, publisher={Hindawi Publishing Corporation}, author={Drzevitzky, Stephanie and Kastens, Uwe and Platzner, Marco}, year={2010} }","mla":"Drzevitzky, Stephanie, et al. “Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification.” International Journal of Reconfigurable Computing, vol. 2010, Hindawi Publishing Corporation, 2010, doi:10.1155/2010/180242.","short":"S. Drzevitzky, U. Kastens, M. Platzner, International Journal of Reconfigurable Computing 2010 (2010).","ieee":"S. Drzevitzky, U. Kastens, and M. Platzner, “Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification,” International Journal of Reconfigurable Computing, vol. 2010, 2010."},"type":"journal_article","user_id":"3118","title":"Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification","publisher":"Hindawi Publishing Corporation","author":[{"last_name":"Drzevitzky","full_name":"Drzevitzky, Stephanie","first_name":"Stephanie"},{"first_name":"Uwe","full_name":"Kastens, Uwe","last_name":"Kastens"},{"first_name":"Marco","full_name":"Platzner, Marco","last_name":"Platzner","id":"398"}],"department":[{"_id":"78"}],"publication":"International Journal of Reconfigurable Computing","status":"public","date_created":"2019-07-10T09:22:56Z","volume":2010},{"year":"2010","type":"mastersthesis","citation":{"short":"A. Agne, Virtuelle Speicherverwaltung Für Hardware Threads in Rekonfigurierbaren Systemen, Paderborn University, 2010.","ieee":"A. Agne, Virtuelle Speicherverwaltung für Hardware Threads in Rekonfigurierbaren Systemen. Paderborn University, 2010.","chicago":"Agne, Andreas. Virtuelle Speicherverwaltung Für Hardware Threads in Rekonfigurierbaren Systemen. Paderborn University, 2010.","apa":"Agne, A. (2010). Virtuelle Speicherverwaltung für Hardware Threads in Rekonfigurierbaren Systemen. Paderborn University.","ama":"Agne A. Virtuelle Speicherverwaltung Für Hardware Threads in Rekonfigurierbaren Systemen. Paderborn University; 2010.","bibtex":"@book{Agne_2010, title={Virtuelle Speicherverwaltung für Hardware Threads in Rekonfigurierbaren Systemen}, publisher={Paderborn University}, author={Agne, Andreas}, year={2010} }","mla":"Agne, Andreas. Virtuelle Speicherverwaltung Für Hardware Threads in Rekonfigurierbaren Systemen. Paderborn University, 2010."},"language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:50:47Z","_id":"10614","status":"public","date_created":"2019-07-10T09:25:12Z","author":[{"first_name":"Andreas","full_name":"Agne, Andreas","last_name":"Agne"}],"publisher":"Paderborn University","department":[{"_id":"78"}],"title":"Virtuelle Speicherverwaltung für Hardware Threads in Rekonfigurierbaren Systemen","user_id":"3118"},{"date_updated":"2022-01-06T06:50:48Z","_id":"10629","year":"2010","type":"mastersthesis","citation":{"apa":"Boschmann, A. (2010). EMG-basierte Ganganalyse. Paderborn University.","ama":"Boschmann A. EMG-Basierte Ganganalyse. Paderborn University; 2010.","chicago":"Boschmann, Alexander. EMG-Basierte Ganganalyse. Paderborn University, 2010.","bibtex":"@book{Boschmann_2010, title={EMG-basierte Ganganalyse}, publisher={Paderborn University}, author={Boschmann, Alexander}, year={2010} }","mla":"Boschmann, Alexander. EMG-Basierte Ganganalyse. Paderborn University, 2010.","short":"A. Boschmann, EMG-Basierte Ganganalyse, Paderborn University, 2010.","ieee":"A. Boschmann, EMG-basierte Ganganalyse. Paderborn University, 2010."},"language":[{"iso":"eng"}],"supervisor":[{"first_name":"Paul","full_name":"Kaufmann, Paul","last_name":"Kaufmann"}],"title":"EMG-basierte Ganganalyse","user_id":"3118","alternative_title":["EMG-based Gait Analysis"],"status":"public","date_created":"2019-07-10T09:40:27Z","publisher":"Paderborn University","author":[{"last_name":"Boschmann","full_name":"Boschmann, Alexander","first_name":"Alexander"}],"department":[{"_id":"78"}]},{"year":"2010","type":"mastersthesis","citation":{"ieee":"D. Breitlauch, Evolvable Cache Controller. Paderborn University, 2010.","short":"D. Breitlauch, Evolvable Cache Controller, Paderborn University, 2010.","bibtex":"@book{Breitlauch_2010, title={Evolvable Cache Controller}, publisher={Paderborn University}, author={Breitlauch, Daniel}, year={2010} }","mla":"Breitlauch, Daniel. Evolvable Cache Controller. Paderborn University, 2010.","chicago":"Breitlauch, Daniel. Evolvable Cache Controller. Paderborn University, 2010.","ama":"Breitlauch D. Evolvable Cache Controller. Paderborn University; 2010.","apa":"Breitlauch, D. (2010). Evolvable Cache Controller. Paderborn University."},"language":[{"iso":"eng"}],"supervisor":[{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"}],"date_updated":"2022-01-06T06:50:49Z","_id":"10642","department":[{"_id":"78"}],"author":[{"first_name":"Daniel","full_name":"Breitlauch, Daniel","last_name":"Breitlauch"}],"publisher":"Paderborn University","date_created":"2019-07-10T11:03:43Z","status":"public","title":"Evolvable Cache Controller","user_id":"3118"},{"title":"Soft Microprocessors with tightly coupled Application-Specific Coprocessors","user_id":"3118","publisher":"Paderborn University","author":[{"full_name":"Dridger, Denis","first_name":"Denis","last_name":"Dridger"}],"department":[{"_id":"78"}],"status":"public","date_created":"2019-07-10T11:10:58Z","date_updated":"2022-01-06T06:50:49Z","_id":"10649","citation":{"apa":"Dridger, D. (2010). Soft Microprocessors with tightly coupled Application-Specific Coprocessors. Paderborn University.","ama":"Dridger D. Soft Microprocessors with Tightly Coupled Application-Specific Coprocessors. Paderborn University; 2010.","chicago":"Dridger, Denis. Soft Microprocessors with Tightly Coupled Application-Specific Coprocessors. Paderborn University, 2010.","bibtex":"@book{Dridger_2010, title={Soft Microprocessors with tightly coupled Application-Specific Coprocessors}, publisher={Paderborn University}, author={Dridger, Denis}, year={2010} }","mla":"Dridger, Denis. Soft Microprocessors with Tightly Coupled Application-Specific Coprocessors. Paderborn University, 2010.","short":"D. Dridger, Soft Microprocessors with Tightly Coupled Application-Specific Coprocessors, Paderborn University, 2010.","ieee":"D. Dridger, Soft Microprocessors with tightly coupled Application-Specific Coprocessors. Paderborn University, 2010."},"type":"bachelorsthesis","year":"2010","language":[{"iso":"eng"}]},{"publisher":"Paderborn University","author":[{"first_name":"Tobias","full_name":"Graf, Tobias","last_name":"Graf"}],"department":[{"_id":"78"}],"status":"public","date_created":"2019-07-10T11:13:33Z","user_id":"3118","title":"Parallelization of the UCT Algorithm on HPC-Clusters","language":[{"iso":"eng"}],"type":"bachelorsthesis","citation":{"ieee":"T. Graf, Parallelization of the UCT Algorithm on HPC-Clusters. Paderborn University, 2010.","short":"T. Graf, Parallelization of the UCT Algorithm on HPC-Clusters, Paderborn University, 2010.","mla":"Graf, Tobias. Parallelization of the UCT Algorithm on HPC-Clusters. Paderborn University, 2010.","bibtex":"@book{Graf_2010, title={Parallelization of the UCT Algorithm on HPC-Clusters}, publisher={Paderborn University}, author={Graf, Tobias}, year={2010} }","chicago":"Graf, Tobias. Parallelization of the UCT Algorithm on HPC-Clusters. Paderborn University, 2010.","apa":"Graf, T. (2010). Parallelization of the UCT Algorithm on HPC-Clusters. Paderborn University.","ama":"Graf T. Parallelization of the UCT Algorithm on HPC-Clusters. Paderborn University; 2010."},"year":"2010","_id":"10657","date_updated":"2022-01-06T06:50:49Z"},{"language":[{"iso":"eng"}],"page":"6357-6360","type":"conference","year":"2010","citation":{"chicago":"Kaufmann, Paul, Kevin Englehart, and Marco Platzner. “Fluctuating EMG Signals: Investigating Long-Term Effects of Pattern Matching Algorithms.” In International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), 6357–60. IEEE, 2010.","ama":"Kaufmann P, Englehart K, Platzner M. Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms. In: International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC). IEEE; 2010:6357-6360.","apa":"Kaufmann, P., Englehart, K., & Platzner, M. (2010). Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms. In International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC) (pp. 6357–6360). IEEE.","bibtex":"@inproceedings{Kaufmann_Englehart_Platzner_2010, title={Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms}, booktitle={International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)}, publisher={IEEE}, author={Kaufmann, Paul and Englehart, Kevin and Platzner, Marco}, year={2010}, pages={6357–6360} }","mla":"Kaufmann, Paul, et al. “Fluctuating EMG Signals: Investigating Long-Term Effects of Pattern Matching Algorithms.” International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), IEEE, 2010, pp. 6357–60.","short":"P. Kaufmann, K. Englehart, M. Platzner, in: International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), IEEE, 2010, pp. 6357–6360.","ieee":"P. Kaufmann, K. Englehart, and M. Platzner, “Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms,” in International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), 2010, pp. 6357–6360."},"_id":"10683","date_updated":"2022-01-06T06:50:49Z","date_created":"2019-07-10T11:27:27Z","status":"public","department":[{"_id":"78"}],"publication":"International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)","publisher":"IEEE","author":[{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"},{"last_name":"Englehart","first_name":"Kevin","full_name":"Englehart, Kevin"},{"full_name":"Platzner, Marco","first_name":"Marco","id":"398","last_name":"Platzner"}],"user_id":"3118","title":"Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms"},{"type":"conference","year":"2010","citation":{"ieee":"P. Kaufmann, T. Knieper, and M. Platzner, “A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers,” in IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC), 2010, pp. 541–548.","short":"P. Kaufmann, T. Knieper, M. Platzner, in: IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC), IEEE, 2010, pp. 541–548.","bibtex":"@inproceedings{Kaufmann_Knieper_Platzner_2010, title={A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers}, booktitle={IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)}, publisher={IEEE}, author={Kaufmann, Paul and Knieper, Tobias and Platzner, Marco}, year={2010}, pages={541–548} }","mla":"Kaufmann, Paul, et al. “A Novel Hybrid Evolutionary Strategy and Its Periodization with Multi-Objective Genetic Optimizers.” IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC), IEEE, 2010, pp. 541–48.","ama":"Kaufmann P, Knieper T, Platzner M. A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers. In: IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC). IEEE; 2010:541-548.","apa":"Kaufmann, P., Knieper, T., & Platzner, M. (2010). A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers. In IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC) (pp. 541–548). IEEE.","chicago":"Kaufmann, Paul, Tobias Knieper, and Marco Platzner. “A Novel Hybrid Evolutionary Strategy and Its Periodization with Multi-Objective Genetic Optimizers.” In IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC), 541–48. IEEE, 2010."},"page":"541-548","language":[{"iso":"eng"}],"_id":"10686","date_updated":"2022-01-06T06:50:49Z","publisher":"IEEE","author":[{"last_name":"Kaufmann","full_name":"Kaufmann, Paul","first_name":"Paul"},{"first_name":"Tobias","full_name":"Knieper, Tobias","last_name":"Knieper"},{"first_name":"Marco","full_name":"Platzner, Marco","last_name":"Platzner","id":"398"}],"publication":"IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)","department":[{"_id":"78"}],"status":"public","date_created":"2019-07-10T11:28:11Z","title":"A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers","user_id":"3118"},{"language":[{"iso":"eng"}],"page":"157-158","citation":{"ama":"Kebschull U, Platzner M, Teich J. Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial). IET Computers Digital Techniques. 2010;4(3):157-158. doi:10.1049/iet-cdt.2010.9044","apa":"Kebschull, U., Platzner, M., & Teich, J. (2010). Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial). IET Computers Digital Techniques, 4(3), 157–158. https://doi.org/10.1049/iet-cdt.2010.9044","chicago":"Kebschull, Udo, Marco Platzner, and Jürgen Teich. “Selected Papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (Editorial).” IET Computers Digital Techniques 4, no. 3 (2010): 157–58. https://doi.org/10.1049/iet-cdt.2010.9044.","bibtex":"@article{Kebschull_Platzner_Teich_2010, title={Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial)}, volume={4}, DOI={10.1049/iet-cdt.2010.9044}, number={3}, journal={IET Computers Digital Techniques}, author={Kebschull, Udo and Platzner, Marco and Teich, Jürgen}, year={2010}, pages={157–158} }","mla":"Kebschull, Udo, et al. “Selected Papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (Editorial).” IET Computers Digital Techniques, vol. 4, no. 3, 2010, pp. 157–58, doi:10.1049/iet-cdt.2010.9044.","short":"U. Kebschull, M. Platzner, J. Teich, IET Computers Digital Techniques 4 (2010) 157–158.","ieee":"U. Kebschull, M. Platzner, and J. Teich, “Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial),” IET Computers Digital Techniques, vol. 4, no. 3, pp. 157–158, 2010."},"type":"journal_article","year":"2010","issue":"3","doi":"10.1049/iet-cdt.2010.9044","_id":"10694","date_updated":"2022-01-06T06:50:49Z","intvolume":" 4","date_created":"2019-07-10T11:30:01Z","status":"public","volume":4,"publication_identifier":{"issn":["1751-8601"]},"publication":"IET Computers Digital Techniques","department":[{"_id":"78"}],"author":[{"last_name":"Kebschull","full_name":"Kebschull, Udo","first_name":"Udo"},{"id":"398","last_name":"Platzner","full_name":"Platzner, Marco","first_name":"Marco"},{"last_name":"Teich","first_name":"Jürgen","full_name":"Teich, Jürgen"}],"user_id":"3118","title":"Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial)"},{"date_updated":"2022-01-06T06:50:49Z","_id":"10697","citation":{"ieee":"T. Knieper, Hybridization of Global Multi-Objective and Local Search Techniques. Paderborn University, 2010.","short":"T. Knieper, Hybridization of Global Multi-Objective and Local Search Techniques, Paderborn University, 2010.","mla":"Knieper, Tobias. Hybridization of Global Multi-Objective and Local Search Techniques. Paderborn University, 2010.","bibtex":"@book{Knieper_2010, title={Hybridization of Global Multi-Objective and Local Search Techniques}, publisher={Paderborn University}, author={Knieper, Tobias}, year={2010} }","apa":"Knieper, T. (2010). Hybridization of Global Multi-Objective and Local Search Techniques. Paderborn University.","ama":"Knieper T. Hybridization of Global Multi-Objective and Local Search Techniques. Paderborn University; 2010.","chicago":"Knieper, Tobias. Hybridization of Global Multi-Objective and Local Search Techniques. Paderborn University, 2010."},"type":"mastersthesis","year":"2010","supervisor":[{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"}],"language":[{"iso":"eng"}],"title":"Hybridization of Global Multi-Objective and Local Search Techniques","user_id":"3118","author":[{"last_name":"Knieper","first_name":"Tobias","full_name":"Knieper, Tobias"}],"publisher":"Paderborn University","department":[{"_id":"78"}],"status":"public","date_created":"2019-07-10T11:30:23Z"},{"title":"Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture","user_id":"3118","publication":"IEEE Intl. Conf. on Evolvable Systems (ICES)","department":[{"_id":"78"}],"author":[{"last_name":"Knieper","first_name":"Tobias","full_name":"Knieper, Tobias"},{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"},{"last_name":"Glette","full_name":"Glette, Kyrre","first_name":"Kyrre"},{"full_name":"Platzner, Marco","first_name":"Marco","id":"398","last_name":"Platzner"},{"last_name":"Torresen","full_name":"Torresen, Jim","first_name":"Jim"}],"publisher":"Springer","volume":6274,"date_created":"2019-07-10T11:38:03Z","status":"public","date_updated":"2022-01-06T06:50:49Z","_id":"10699","intvolume":" 6274","series_title":"LNCS","page":"250-261","citation":{"apa":"Knieper, T., Kaufmann, P., Glette, K., Platzner, M., & Torresen, J. (2010). Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture. In IEEE Intl. Conf. on Evolvable Systems (ICES) (Vol. 6274, pp. 250–261). Springer.","ama":"Knieper T, Kaufmann P, Glette K, Platzner M, Torresen J. Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture. In: IEEE Intl. Conf. on Evolvable Systems (ICES). Vol 6274. LNCS. Springer; 2010:250-261.","chicago":"Knieper, Tobias, Paul Kaufmann, Kyrre Glette, Marco Platzner, and Jim Torresen. “Coping with Resource Fluctuations: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture.” In IEEE Intl. Conf. on Evolvable Systems (ICES), 6274:250–61. LNCS. Springer, 2010.","bibtex":"@inproceedings{Knieper_Kaufmann_Glette_Platzner_Torresen_2010, series={LNCS}, title={Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture}, volume={6274}, booktitle={IEEE Intl. Conf. on Evolvable Systems (ICES)}, publisher={Springer}, author={Knieper, Tobias and Kaufmann, Paul and Glette, Kyrre and Platzner, Marco and Torresen, Jim}, year={2010}, pages={250–261}, collection={LNCS} }","mla":"Knieper, Tobias, et al. “Coping with Resource Fluctuations: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture.” IEEE Intl. Conf. on Evolvable Systems (ICES), vol. 6274, Springer, 2010, pp. 250–61.","short":"T. Knieper, P. Kaufmann, K. Glette, M. Platzner, J. Torresen, in: IEEE Intl. Conf. on Evolvable Systems (ICES), Springer, 2010, pp. 250–261.","ieee":"T. Knieper, P. Kaufmann, K. Glette, M. Platzner, and J. Torresen, “Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture,” in IEEE Intl. Conf. on Evolvable Systems (ICES), 2010, vol. 6274, pp. 250–261."},"year":"2010","type":"conference","language":[{"iso":"eng"}]},{"language":[{"iso":"eng"}],"page":"269-290","type":"book_chapter","year":"2010","citation":{"chicago":"Lübbers, Enno, and Marco Platzner. “ReconOS: An Operating System for Dynamically Reconfigurable Hardware.” In Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications, edited by Marco Platzner, Jürgen Teich, and Norbert Wehn, 269–90. Springer-Verlag GmbH, 2010. https://doi.org/10.1007/978-90-481-3485-4_13.","ama":"Lübbers E, Platzner M. ReconOS: An Operating System for Dynamically Reconfigurable Hardware. In: Platzner M, Teich J, Wehn N, eds. Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications. Springer-Verlag GmbH; 2010:269-290. doi:10.1007/978-90-481-3485-4_13","apa":"Lübbers, E., & Platzner, M. (2010). ReconOS: An Operating System for Dynamically Reconfigurable Hardware. In M. Platzner, J. Teich, & N. Wehn (Eds.), Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications (pp. 269–290). Springer-Verlag GmbH. https://doi.org/10.1007/978-90-481-3485-4_13","mla":"Lübbers, Enno, and Marco Platzner. “ReconOS: An Operating System for Dynamically Reconfigurable Hardware.” Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications, edited by Marco Platzner et al., Springer-Verlag GmbH, 2010, pp. 269–90, doi:10.1007/978-90-481-3485-4_13.","bibtex":"@inbook{Lübbers_Platzner_2010, title={ReconOS: An Operating System for Dynamically Reconfigurable Hardware}, DOI={10.1007/978-90-481-3485-4_13}, booktitle={Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications}, publisher={Springer-Verlag GmbH}, author={Lübbers, Enno and Platzner, Marco}, editor={Platzner, Marco and Teich, Jürgen and Wehn, NorbertEditors}, year={2010}, pages={269–290} }","short":"E. Lübbers, M. Platzner, in: M. Platzner, J. Teich, N. Wehn (Eds.), Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications, Springer-Verlag GmbH, 2010, pp. 269–290.","ieee":"E. Lübbers and M. Platzner, “ReconOS: An Operating System for Dynamically Reconfigurable Hardware,” in Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications, M. Platzner, J. Teich, and N. Wehn, Eds. Springer-Verlag GmbH, 2010, pp. 269–290."},"date_updated":"2022-01-06T06:50:50Z","_id":"10704","doi":"10.1007/978-90-481-3485-4_13","department":[{"_id":"78"}],"publication":"Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications","publisher":"Springer-Verlag GmbH","author":[{"last_name":"Lübbers","full_name":"Lübbers, Enno","first_name":"Enno"},{"full_name":"Platzner, Marco","first_name":"Marco","id":"398","last_name":"Platzner"}],"date_created":"2019-07-10T11:41:18Z","status":"public","editor":[{"last_name":"Platzner","full_name":"Platzner, Marco","first_name":"Marco"},{"last_name":"Teich","full_name":"Teich, Jürgen","first_name":"Jürgen"},{"full_name":"Wehn, Norbert","first_name":"Norbert","last_name":"Wehn"}],"user_id":"3118","title":"ReconOS: An Operating System for Dynamically Reconfigurable Hardware"},{"status":"public","date_created":"2019-07-10T11:43:35Z","publisher":"Paderborn University","author":[{"last_name":"Meiche","first_name":"Robert","full_name":"Meiche, Robert"}],"department":[{"_id":"78"}],"user_id":"3118","title":"FPGA/CPU Multicore-Plattform für ReconOS/eCos","language":[{"iso":"eng"}],"type":"mastersthesis","year":"2010","citation":{"ieee":"R. Meiche, FPGA/CPU Multicore-Plattform für ReconOS/eCos. Paderborn University, 2010.","short":"R. Meiche, FPGA/CPU Multicore-Plattform Für ReconOS/ECos, Paderborn University, 2010.","mla":"Meiche, Robert. FPGA/CPU Multicore-Plattform Für ReconOS/ECos. Paderborn University, 2010.","bibtex":"@book{Meiche_2010, title={FPGA/CPU Multicore-Plattform für ReconOS/eCos}, publisher={Paderborn University}, author={Meiche, Robert}, year={2010} }","apa":"Meiche, R. (2010). FPGA/CPU Multicore-Plattform für ReconOS/eCos. Paderborn University.","ama":"Meiche R. FPGA/CPU Multicore-Plattform Für ReconOS/ECos. Paderborn University; 2010.","chicago":"Meiche, Robert. FPGA/CPU Multicore-Plattform Für ReconOS/ECos. Paderborn University, 2010."},"_id":"10710","date_updated":"2022-01-06T06:50:50Z"},{"user_id":"3118","title":"Transparente Hardwarebeschleunigung durch Shared Library Interposing","date_created":"2019-07-10T11:48:28Z","status":"public","department":[{"_id":"78"}],"author":[{"last_name":"Niekamp","first_name":"Manuel","full_name":"Niekamp, Manuel"}],"publisher":"Paderborn University","_id":"10717","date_updated":"2022-01-06T06:50:50Z","supervisor":[{"last_name":"Beisel","full_name":"Beisel, Tobias","first_name":"Tobias"}],"language":[{"iso":"eng"}],"type":"mastersthesis","year":"2010","citation":{"mla":"Niekamp, Manuel. Transparente Hardwarebeschleunigung Durch Shared Library Interposing. Paderborn University, 2010.","bibtex":"@book{Niekamp_2010, title={Transparente Hardwarebeschleunigung durch Shared Library Interposing}, publisher={Paderborn University}, author={Niekamp, Manuel}, year={2010} }","ama":"Niekamp M. Transparente Hardwarebeschleunigung Durch Shared Library Interposing. Paderborn University; 2010.","apa":"Niekamp, M. (2010). Transparente Hardwarebeschleunigung durch Shared Library Interposing. Paderborn University.","chicago":"Niekamp, Manuel. Transparente Hardwarebeschleunigung Durch Shared Library Interposing. Paderborn University, 2010.","ieee":"M. Niekamp, Transparente Hardwarebeschleunigung durch Shared Library Interposing. Paderborn University, 2010.","short":"M. Niekamp, Transparente Hardwarebeschleunigung Durch Shared Library Interposing, Paderborn University, 2010."}},{"author":[{"first_name":"Bodo","full_name":"Runde, Bodo","last_name":"Runde"}],"publisher":"Paderborn University","department":[{"_id":"78"}],"status":"public","date_created":"2019-07-10T11:54:50Z","title":"A Token-Ring Network-On-Chip for Message Passing in ReconOS","user_id":"3118","type":"mastersthesis","citation":{"ieee":"B. Runde, A Token-Ring Network-On-Chip for Message Passing in ReconOS. Paderborn University, 2010.","short":"B. Runde, A Token-Ring Network-On-Chip for Message Passing in ReconOS, Paderborn University, 2010.","bibtex":"@book{Runde_2010, title={A Token-Ring Network-On-Chip for Message Passing in ReconOS}, publisher={Paderborn University}, author={Runde, Bodo}, year={2010} }","mla":"Runde, Bodo. A Token-Ring Network-On-Chip for Message Passing in ReconOS. Paderborn University, 2010.","ama":"Runde B. A Token-Ring Network-On-Chip for Message Passing in ReconOS. Paderborn University; 2010.","apa":"Runde, B. (2010). A Token-Ring Network-On-Chip for Message Passing in ReconOS. Paderborn University.","chicago":"Runde, Bodo. A Token-Ring Network-On-Chip for Message Passing in ReconOS. Paderborn University, 2010."},"year":"2010","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:50:50Z","_id":"10731"},{"citation":{"short":"T. Wiersema, Scheduling Support for Heterogeneous Hardware Accelerators under Linux, Paderborn University, 2010.","ieee":"T. Wiersema, Scheduling Support for Heterogeneous Hardware Accelerators under Linux. Paderborn University, 2010.","chicago":"Wiersema, Tobias. Scheduling Support for Heterogeneous Hardware Accelerators under Linux. Paderborn University, 2010.","apa":"Wiersema, T. (2010). Scheduling Support for Heterogeneous Hardware Accelerators under Linux. Paderborn University.","ama":"Wiersema T. Scheduling Support for Heterogeneous Hardware Accelerators under Linux. Paderborn University; 2010.","bibtex":"@book{Wiersema_2010, title={Scheduling Support for Heterogeneous Hardware Accelerators under Linux}, publisher={Paderborn University}, author={Wiersema, Tobias}, year={2010} }","mla":"Wiersema, Tobias. Scheduling Support for Heterogeneous Hardware Accelerators under Linux. Paderborn University, 2010."},"type":"mastersthesis","year":"2010","language":[{"iso":"eng"}],"supervisor":[{"first_name":"Tobias","full_name":"Beisel, Tobias","last_name":"Beisel"}],"date_updated":"2022-01-06T06:50:50Z","_id":"10752","author":[{"first_name":"Tobias","full_name":"Wiersema, Tobias","last_name":"Wiersema","id":"3118"}],"publisher":"Paderborn University","department":[{"_id":"78"}],"status":"public","date_created":"2019-07-10T12:03:02Z","title":"Scheduling Support for Heterogeneous Hardware Accelerators under Linux","user_id":"3118"},{"type":"book_editor","year":"2010","citation":{"short":"M. Platzner, J. Teich, N. Wehn, eds., Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications, Springer-Verlag GmbH, 2010.","ieee":"M. Platzner, J. Teich, and N. Wehn, Eds., Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications. Springer-Verlag GmbH, 2010.","chicago":"Platzner, Marco, Jürgen Teich, and Norbert Wehn, eds. Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications. Springer-Verlag GmbH, 2010. https://doi.org/10.1007/978-90-481-3485-4.","apa":"Platzner, M., Teich, J., & Wehn, N. (Eds.). (2010). Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications. Springer-Verlag GmbH. https://doi.org/10.1007/978-90-481-3485-4","ama":"Platzner M, Teich J, Wehn N, eds. Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications. Springer-Verlag GmbH; 2010. doi:10.1007/978-90-481-3485-4","bibtex":"@book{Platzner_Teich_Wehn_2010, title={Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications}, DOI={10.1007/978-90-481-3485-4}, publisher={Springer-Verlag GmbH}, year={2010} }","mla":"Platzner, Marco, et al., editors. Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications. Springer-Verlag GmbH, 2010, doi:10.1007/978-90-481-3485-4."},"language":[{"iso":"eng"}],"doi":"10.1007/978-90-481-3485-4","_id":"10763","date_updated":"2022-01-06T06:50:50Z","editor":[{"first_name":"Marco","full_name":"Platzner, Marco","last_name":"Platzner","id":"398"},{"full_name":"Teich, Jürgen","first_name":"Jürgen","last_name":"Teich"},{"last_name":"Wehn","full_name":"Wehn, Norbert","first_name":"Norbert"}],"publication_identifier":{"isbn":["9048134846"]},"status":"public","date_created":"2019-07-10T12:07:04Z","publisher":"Springer-Verlag GmbH","department":[{"_id":"78"}],"title":"Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications","user_id":"3118"},{"date_created":"2019-07-10T12:10:19Z","status":"public","publication":"Computer Design (ICCD), 2010 IEEE International Conference on","department":[{"_id":"78"}],"author":[{"last_name":"Khatir","first_name":"Mehrdad","full_name":"Khatir, Mehrdad"},{"first_name":"Hassan","full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi","id":"61186"},{"last_name":"Ejlali","first_name":"Alireza","full_name":"Ejlali, Alireza"}],"publisher":"IEEE","title":"Sub-threshold charge recovery circuits","user_id":"3118","extern":"1","page":"138-144","citation":{"short":"M. Khatir, H. Ghasemzadeh Mohammadi, A. Ejlali, in: Computer Design (ICCD), 2010 IEEE International Conference On, IEEE, 2010, pp. 138–144.","ieee":"M. Khatir, H. Ghasemzadeh Mohammadi, and A. Ejlali, “Sub-threshold charge recovery circuits,” in Computer Design (ICCD), 2010 IEEE International Conference on, 2010, pp. 138–144.","chicago":"Khatir, Mehrdad, Hassan Ghasemzadeh Mohammadi, and Alireza Ejlali. “Sub-Threshold Charge Recovery Circuits.” In Computer Design (ICCD), 2010 IEEE International Conference On, 138–44. IEEE, 2010. https://doi.org/10.1109/ICCD.2010.5647815.","apa":"Khatir, M., Ghasemzadeh Mohammadi, H., & Ejlali, A. (2010). Sub-threshold charge recovery circuits. In Computer Design (ICCD), 2010 IEEE International Conference on (pp. 138–144). IEEE. https://doi.org/10.1109/ICCD.2010.5647815","ama":"Khatir M, Ghasemzadeh Mohammadi H, Ejlali A. Sub-threshold charge recovery circuits. In: Computer Design (ICCD), 2010 IEEE International Conference On. IEEE; 2010:138-144. doi:10.1109/ICCD.2010.5647815","mla":"Khatir, Mehrdad, et al. “Sub-Threshold Charge Recovery Circuits.” Computer Design (ICCD), 2010 IEEE International Conference On, IEEE, 2010, pp. 138–44, doi:10.1109/ICCD.2010.5647815.","bibtex":"@inproceedings{Khatir_Ghasemzadeh Mohammadi_Ejlali_2010, title={Sub-threshold charge recovery circuits}, DOI={10.1109/ICCD.2010.5647815}, booktitle={Computer Design (ICCD), 2010 IEEE International Conference on}, publisher={IEEE}, author={Khatir, Mehrdad and Ghasemzadeh Mohammadi, Hassan and Ejlali, Alireza}, year={2010}, pages={138–144} }"},"type":"conference","year":"2010","language":[{"iso":"eng"}],"doi":"10.1109/ICCD.2010.5647815","_id":"10776","date_updated":"2022-01-06T06:50:50Z"},{"_id":"13640","date_updated":"2022-01-06T06:51:40Z","language":[{"iso":"eng"}],"year":"2010","citation":{"short":"H. Giefers, M. Platzner, in: Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL), IEEE, 2010.","ieee":"H. Giefers and M. Platzner, “A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier,” in Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL), 2010.","ama":"Giefers H, Platzner M. A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier. In: Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL). IEEE; 2010.","apa":"Giefers, H., & Platzner, M. (2010). A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier. In Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL). IEEE.","chicago":"Giefers, Heiner, and Marco Platzner. “A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier.” In Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL). IEEE, 2010.","mla":"Giefers, Heiner, and Marco Platzner. “A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier.” Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL), IEEE, 2010.","bibtex":"@inproceedings{Giefers_Platzner_2010, title={A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier}, booktitle={Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)}, publisher={IEEE}, author={Giefers, Heiner and Platzner, Marco}, year={2010} }"},"type":"conference","user_id":"398","title":"A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier","publisher":"IEEE","author":[{"last_name":"Giefers","first_name":"Heiner","full_name":"Giefers, Heiner"},{"id":"398","last_name":"Platzner","full_name":"Platzner, Marco","first_name":"Marco"}],"publication":"Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)","department":[{"_id":"78"}],"status":"public","date_created":"2019-10-04T22:31:38Z"},{"language":[{"iso":"eng"}],"citation":{"ieee":"W. Schäfer et al., “Engineering Self-Coordinating Software Intensive Systems,” in Proceedings of the Foundations of Software Engineering (FSE) and NITR & D/SPD Working Conference on the Future of Software Engineering Research (FoSER), 2010, pp. 321–324.","short":"W. Schäfer, M. Birattari, J. Blömer, M. Dorigo, G. Engels, R. O’Grady, M. Platzner, F.-J. Rammig, W. Reif, A. Trächtler, in: Proceedings of the Foundations of Software Engineering (FSE) and NITR & D/SPD Working Conference on the Future of Software Engineering Research (FoSER), 2010, pp. 321–324.","mla":"Schäfer, Wilhelm, et al. “Engineering Self-Coordinating Software Intensive Systems.” Proceedings of the Foundations of Software Engineering (FSE) and NITR & D/SPD Working Conference on the Future of Software Engineering Research (FoSER), 2010, pp. 321–24.","bibtex":"@inproceedings{Schäfer_Birattari_Blömer_Dorigo_Engels_O’Grady_Platzner_Rammig_Reif_Trächtler_2010, title={Engineering Self-Coordinating Software Intensive Systems}, booktitle={Proceedings of the Foundations of Software Engineering (FSE) and NITR & D/SPD Working Conference on the Future of Software Engineering Research (FoSER)}, author={Schäfer, Wilhelm and Birattari, Mauro and Blömer, Johannes and Dorigo, Marco and Engels, Gregor and O’Grady, Rehan and Platzner, Marco and Rammig, Franz-Josef and Reif, Wolfgang and Trächtler, Ansgar}, year={2010}, pages={321–324} }","ama":"Schäfer W, Birattari M, Blömer J, et al. Engineering Self-Coordinating Software Intensive Systems. In: Proceedings of the Foundations of Software Engineering (FSE) and NITR & D/SPD Working Conference on the Future of Software Engineering Research (FoSER). ; 2010:321-324.","apa":"Schäfer, W., Birattari, M., Blömer, J., Dorigo, M., Engels, G., O’Grady, R., … Trächtler, A. (2010). Engineering Self-Coordinating Software Intensive Systems. In Proceedings of the Foundations of Software Engineering (FSE) and NITR & D/SPD Working Conference on the Future of Software Engineering Research (FoSER) (pp. 321–324).","chicago":"Schäfer, Wilhelm, Mauro Birattari, Johannes Blömer, Marco Dorigo, Gregor Engels, Rehan O’Grady, Marco Platzner, Franz-Josef Rammig, Wolfgang Reif, and Ansgar Trächtler. “Engineering Self-Coordinating Software Intensive Systems.” In Proceedings of the Foundations of Software Engineering (FSE) and NITR & D/SPD Working Conference on the Future of Software Engineering Research (FoSER), 321–24, 2010."},"type":"conference","year":"2010","page":"321-324","date_updated":"2022-01-06T06:51:40Z","_id":"13641","author":[{"full_name":"Schäfer, Wilhelm","first_name":"Wilhelm","last_name":"Schäfer"},{"last_name":"Birattari","first_name":"Mauro","full_name":"Birattari, Mauro"},{"full_name":"Blömer, Johannes","first_name":"Johannes","last_name":"Blömer"},{"last_name":"Dorigo","first_name":"Marco","full_name":"Dorigo, Marco"},{"full_name":"Engels, Gregor","first_name":"Gregor","last_name":"Engels"},{"last_name":"O'Grady","full_name":"O'Grady, Rehan","first_name":"Rehan"},{"first_name":"Marco","full_name":"Platzner, Marco","last_name":"Platzner","id":"398"},{"first_name":"Franz-Josef","full_name":"Rammig, Franz-Josef","last_name":"Rammig"},{"last_name":"Reif","full_name":"Reif, Wolfgang ","first_name":"Wolfgang "},{"last_name":"Trächtler","full_name":"Trächtler, Ansgar","first_name":"Ansgar"}],"publication":"Proceedings of the Foundations of Software Engineering (FSE) and NITR & D/SPD Working Conference on the Future of Software Engineering Research (FoSER)","department":[{"_id":"78"}],"status":"public","date_created":"2019-10-04T22:35:54Z","user_id":"398","title":"Engineering Self-Coordinating Software Intensive Systems"}]