[{"date_created":"2018-04-03T14:37:14Z","type":"conference","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"publication":"Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)","citation":{"ieee":"T. Beisel, T. Wiersema, C. Plessl, and A. Brinkmann, “Cooperative multitasking for heterogeneous accelerators in the Linux Completely Fair Scheduler,” in <i>Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)</i>, 2011, pp. 223–226, doi: <a href=\"https://doi.org/10.1109/ASAP.2011.6043273\">10.1109/ASAP.2011.6043273</a>.","mla":"Beisel, Tobias, et al. “Cooperative Multitasking for Heterogeneous Accelerators in the Linux Completely Fair Scheduler.” <i>Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)</i>, IEEE Computer Society, 2011, pp. 223–26, doi:<a href=\"https://doi.org/10.1109/ASAP.2011.6043273\">10.1109/ASAP.2011.6043273</a>.","apa":"Beisel, T., Wiersema, T., Plessl, C., &#38; Brinkmann, A. (2011). Cooperative multitasking for heterogeneous accelerators in the Linux Completely Fair Scheduler. <i>Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)</i>, 223–226. <a href=\"https://doi.org/10.1109/ASAP.2011.6043273\">https://doi.org/10.1109/ASAP.2011.6043273</a>","bibtex":"@inproceedings{Beisel_Wiersema_Plessl_Brinkmann_2011, title={Cooperative multitasking for heterogeneous accelerators in the Linux Completely Fair Scheduler}, DOI={<a href=\"https://doi.org/10.1109/ASAP.2011.6043273\">10.1109/ASAP.2011.6043273</a>}, booktitle={Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)}, publisher={IEEE Computer Society}, author={Beisel, Tobias and Wiersema, Tobias and Plessl, Christian and Brinkmann, André}, year={2011}, pages={223–226} }","short":"T. Beisel, T. Wiersema, C. Plessl, A. Brinkmann, in: Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP), IEEE Computer Society, 2011, pp. 223–226.","ama":"Beisel T, Wiersema T, Plessl C, Brinkmann A. Cooperative multitasking for heterogeneous accelerators in the Linux Completely Fair Scheduler. In: <i>Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)</i>. IEEE Computer Society; 2011:223-226. doi:<a href=\"https://doi.org/10.1109/ASAP.2011.6043273\">10.1109/ASAP.2011.6043273</a>","chicago":"Beisel, Tobias, Tobias Wiersema, Christian Plessl, and André Brinkmann. “Cooperative Multitasking for Heterogeneous Accelerators in the Linux Completely Fair Scheduler.” In <i>Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)</i>, 223–26. IEEE Computer Society, 2011. <a href=\"https://doi.org/10.1109/ASAP.2011.6043273\">https://doi.org/10.1109/ASAP.2011.6043273</a>."},"quality_controlled":"1","project":[{"name":"Enabling Heterogeneous Hardware Acceleration using Novel Programming and Scheduling Models","_id":"30","grant_number":"01|H11004A"}],"page":"223-226","_id":"2193","language":[{"iso":"eng"}],"publisher":"IEEE Computer Society","user_id":"15278","doi":"10.1109/ASAP.2011.6043273","year":"2011","title":"Cooperative multitasking for heterogeneous accelerators in the Linux Completely Fair Scheduler","status":"public","author":[{"last_name":"Beisel","first_name":"Tobias","full_name":"Beisel, Tobias"},{"id":"3118","last_name":"Wiersema","first_name":"Tobias","full_name":"Wiersema, Tobias"},{"id":"16153","full_name":"Plessl, Christian","orcid":"0000-0001-5728-9982","last_name":"Plessl","first_name":"Christian"},{"full_name":"Brinkmann, André","first_name":"André","last_name":"Brinkmann"}],"date_updated":"2023-09-26T13:43:48Z"},{"publication":"Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig)","abstract":[{"lang":"eng","text":"In the next decades, hybrid multi-cores will be the predominant architecture for reconfigurable FPGA-based systems. Temperature-aware thread mapping strategies are key for providing dependability in such systems. These strategies rely on measuring the temperature distribution and redicting the thermal behavior of the system when there are changes to the hardware and software running on the FPGA. While there are a number of tools that use thermal models to predict temperature distributions at design time, these tools lack the flexibility to autonomously adjust to changing FPGA configurations. To address this problem we propose a temperature-aware system that empowers FPGA-based reconfigurable multi-cores to autonomously predict the on-chip temperature distribution for pro-active thread remapping. Our system obtains temperature measurements through a self-calibrating grid of sensors and uses area constrained heat-generating circuits in order to generate spatial and temporal temperature gradients. The generated temperature variations are then used to learn the free parameters of the system's thermal model. The system thus acquires an understanding of its own thermal characteristics. We implemented an FPGA system containing a net of 144 temperature sensors on a Xilinx Virtex-6 LX240T FPGA that is aware of its thermal model. Finally, we show that the temperature predictions vary less than 0.72 degree C on average compared to the measured temperature distributions at run-time."}],"file":[{"date_created":"2018-03-14T13:49:39Z","creator":"florida","file_id":"1220","success":1,"content_type":"application/pdf","relation":"main_file","date_updated":"2018-03-14T13:49:39Z","file_name":"656-2011_happe_reconfig.pdf","access_level":"closed","file_size":502244}],"date_created":"2017-10-17T12:42:59Z","type":"conference","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"year":"2011","title":"Measuring and Predicting Temperature Distributions on FPGAs at Run-Time","author":[{"last_name":"Happe","first_name":"Markus","full_name":"Happe, Markus"},{"full_name":"Agne, Andreas","first_name":"Andreas","last_name":"Agne"},{"id":"16153","orcid":"0000-0001-5728-9982","first_name":"Christian","last_name":"Plessl","full_name":"Plessl, Christian"}],"date_updated":"2023-09-26T13:46:08Z","language":[{"iso":"eng"}],"doi":"10.1109/ReConFig.2011.59","file_date_updated":"2018-03-14T13:49:39Z","citation":{"apa":"Happe, M., Agne, A., &#38; Plessl, C. (2011). Measuring and Predicting Temperature Distributions on FPGAs at Run-Time. <i>Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig)</i>, 55–60. <a href=\"https://doi.org/10.1109/ReConFig.2011.59\">https://doi.org/10.1109/ReConFig.2011.59</a>","ieee":"M. Happe, A. Agne, and C. Plessl, “Measuring and Predicting Temperature Distributions on FPGAs at Run-Time,” in <i>Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig)</i>, 2011, pp. 55–60, doi: <a href=\"https://doi.org/10.1109/ReConFig.2011.59\">10.1109/ReConFig.2011.59</a>.","short":"M. Happe, A. Agne, C. Plessl, in: Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig), IEEE, 2011, pp. 55–60.","chicago":"Happe, Markus, Andreas Agne, and Christian Plessl. “Measuring and Predicting Temperature Distributions on FPGAs at Run-Time.” In <i>Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig)</i>, 55–60. IEEE, 2011. <a href=\"https://doi.org/10.1109/ReConFig.2011.59\">https://doi.org/10.1109/ReConFig.2011.59</a>.","mla":"Happe, Markus, et al. “Measuring and Predicting Temperature Distributions on FPGAs at Run-Time.” <i>Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig)</i>, IEEE, 2011, pp. 55–60, doi:<a href=\"https://doi.org/10.1109/ReConFig.2011.59\">10.1109/ReConFig.2011.59</a>.","ama":"Happe M, Agne A, Plessl C. Measuring and Predicting Temperature Distributions on FPGAs at Run-Time. In: <i>Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig)</i>. IEEE; 2011:55-60. doi:<a href=\"https://doi.org/10.1109/ReConFig.2011.59\">10.1109/ReConFig.2011.59</a>","bibtex":"@inproceedings{Happe_Agne_Plessl_2011, title={Measuring and Predicting Temperature Distributions on FPGAs at Run-Time}, DOI={<a href=\"https://doi.org/10.1109/ReConFig.2011.59\">10.1109/ReConFig.2011.59</a>}, booktitle={Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig)}, publisher={IEEE}, author={Happe, Markus and Agne, Andreas and Plessl, Christian}, year={2011}, pages={55–60} }"},"quality_controlled":"1","project":[{"_id":"1","grant_number":"160364472","name":"SFB 901"},{"name":"SFB 901 - Subprojekt C2","grant_number":"160364472","_id":"14"},{"_id":"4","name":"SFB 901 - Project Area C"},{"name":"Engineering Proprioception in Computing Systems","_id":"31","grant_number":"257906"}],"status":"public","has_accepted_license":"1","page":"55-60","_id":"656","publisher":"IEEE","ddc":["040"],"user_id":"15278"},{"doi":"10.1145/1950413.1950448","user_id":"15278","page":"177-180","_id":"2200","publisher":"ACM","language":[{"iso":"eng"}],"date_updated":"2023-09-26T13:45:04Z","year":"2011","title":"Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures","status":"public","author":[{"id":"3145","first_name":"Tobias","last_name":"Kenter","full_name":"Kenter, Tobias"},{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"},{"full_name":"Plessl, Christian","first_name":"Christian","orcid":"0000-0001-5728-9982","last_name":"Plessl","id":"16153"},{"first_name":"Michael","last_name":"Kauschke","full_name":"Kauschke, Michael"}],"publication_identifier":{"isbn":["978-1-4503-0554-9"]},"keyword":["design space exploration","LLVM","partitioning","performance","estimation","funding-intel"],"type":"conference","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"place":"New York, NY, USA","date_created":"2018-04-03T15:08:13Z","quality_controlled":"1","publication":"Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)","citation":{"bibtex":"@inproceedings{Kenter_Platzner_Plessl_Kauschke_2011, place={New York, NY, USA}, title={Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures}, DOI={<a href=\"https://doi.org/10.1145/1950413.1950448\">10.1145/1950413.1950448</a>}, booktitle={Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)}, publisher={ACM}, author={Kenter, Tobias and Platzner, Marco and Plessl, Christian and Kauschke, Michael}, year={2011}, pages={177–180} }","short":"T. Kenter, M. Platzner, C. Plessl, M. Kauschke, in: Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA), ACM, New York, NY, USA, 2011, pp. 177–180.","ama":"Kenter T, Platzner M, Plessl C, Kauschke M. Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures. In: <i>Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)</i>. ACM; 2011:177-180. doi:<a href=\"https://doi.org/10.1145/1950413.1950448\">10.1145/1950413.1950448</a>","chicago":"Kenter, Tobias, Marco Platzner, Christian Plessl, and Michael Kauschke. “Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures.” In <i>Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)</i>, 177–80. New York, NY, USA: ACM, 2011. <a href=\"https://doi.org/10.1145/1950413.1950448\">https://doi.org/10.1145/1950413.1950448</a>.","ieee":"T. Kenter, M. Platzner, C. Plessl, and M. Kauschke, “Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures,” in <i>Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)</i>, 2011, pp. 177–180, doi: <a href=\"https://doi.org/10.1145/1950413.1950448\">10.1145/1950413.1950448</a>.","mla":"Kenter, Tobias, et al. “Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures.” <i>Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)</i>, ACM, 2011, pp. 177–80, doi:<a href=\"https://doi.org/10.1145/1950413.1950448\">10.1145/1950413.1950448</a>.","apa":"Kenter, T., Platzner, M., Plessl, C., &#38; Kauschke, M. (2011). Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures. <i>Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA)</i>, 177–180. <a href=\"https://doi.org/10.1145/1950413.1950448\">https://doi.org/10.1145/1950413.1950448</a>"}},{"date_created":"2018-04-03T15:09:49Z","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"type":"journal_article","keyword":["funding-altera"],"citation":{"apa":"Schumacher, T., Süß, T., Plessl, C., &#38; Platzner, M. (2011). FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study. <i>Int. Journal of Recon- Figurable Computing (IJRC)</i>. <a href=\"https://doi.org/10.1155/2011/760954\">https://doi.org/10.1155/2011/760954</a>","ieee":"T. Schumacher, T. Süß, C. Plessl, and M. Platzner, “FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study,” <i>Int. Journal of Recon- figurable Computing (IJRC)</i>, 2011, doi: <a href=\"https://doi.org/10.1155/2011/760954\">10.1155/2011/760954</a>.","chicago":"Schumacher, Tobias, Tim Süß, Christian Plessl, and Marco Platzner. “FPGA Acceleration of Communication-Bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study.” <i>Int. Journal of Recon- Figurable Computing (IJRC)</i>, 2011. <a href=\"https://doi.org/10.1155/2011/760954\">https://doi.org/10.1155/2011/760954</a>.","short":"T. Schumacher, T. Süß, C. Plessl, M. Platzner, Int. Journal of Recon- Figurable Computing (IJRC) (2011).","mla":"Schumacher, Tobias, et al. “FPGA Acceleration of Communication-Bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study.” <i>Int. Journal of Recon- Figurable Computing (IJRC)</i>, Hindawi Publishing Corp., 2011, doi:<a href=\"https://doi.org/10.1155/2011/760954\">10.1155/2011/760954</a>.","ama":"Schumacher T, Süß T, Plessl C, Platzner M. FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study. <i>Int Journal of Recon- figurable Computing (IJRC)</i>. Published online 2011. doi:<a href=\"https://doi.org/10.1155/2011/760954\">10.1155/2011/760954</a>","bibtex":"@article{Schumacher_Süß_Plessl_Platzner_2011, title={FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study}, DOI={<a href=\"https://doi.org/10.1155/2011/760954\">10.1155/2011/760954</a>}, journal={Int. Journal of Recon- figurable Computing (IJRC)}, publisher={Hindawi Publishing Corp.}, author={Schumacher, Tobias and Süß, Tim and Plessl, Christian and Platzner, Marco}, year={2011} }"},"publication":"Int. Journal of Recon- figurable Computing (IJRC)","quality_controlled":"1","publisher":"Hindawi Publishing Corp.","_id":"2201","language":[{"iso":"eng"}],"user_id":"15278","doi":"10.1155/2011/760954","author":[{"full_name":"Schumacher, Tobias","first_name":"Tobias","last_name":"Schumacher"},{"first_name":"Tim","last_name":"Süß","full_name":"Süß, Tim"},{"full_name":"Plessl, Christian","first_name":"Christian","orcid":"0000-0001-5728-9982","last_name":"Plessl","id":"16153"},{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"}],"title":"FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study","status":"public","year":"2011","date_updated":"2023-09-26T13:45:46Z"},{"user_id":"15278","doi":"10.1109/IPDPS.2011.153","page":"278-285","_id":"2198","language":[{"iso":"eng"}],"publisher":"IEEE Computer Society","date_updated":"2023-09-26T13:44:39Z","title":"Just-in-time Instruction Set Extension – Feasibility and Limitations for an FPGA-based Reconfigurable ASIP Architecture","status":"public","year":"2011","author":[{"last_name":"Grad","first_name":"Mariusz","full_name":"Grad, Mariusz"},{"orcid":"0000-0001-5728-9982","last_name":"Plessl","first_name":"Christian","full_name":"Plessl, Christian","id":"16153"}],"type":"conference","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"date_created":"2018-04-03T15:05:52Z","quality_controlled":"1","publication":"Proc. Reconfigurable Architectures Workshop (RAW)","citation":{"mla":"Grad, Mariusz, and Christian Plessl. “Just-in-Time Instruction Set Extension – Feasibility and Limitations for an FPGA-Based Reconfigurable ASIP Architecture.” <i>Proc. Reconfigurable Architectures Workshop (RAW)</i>, IEEE Computer Society, 2011, pp. 278–85, doi:<a href=\"https://doi.org/10.1109/IPDPS.2011.153\">10.1109/IPDPS.2011.153</a>.","ama":"Grad M, Plessl C. Just-in-time Instruction Set Extension – Feasibility and Limitations for an FPGA-based Reconfigurable ASIP Architecture. In: <i>Proc. Reconfigurable Architectures Workshop (RAW)</i>. IEEE Computer Society; 2011:278-285. doi:<a href=\"https://doi.org/10.1109/IPDPS.2011.153\">10.1109/IPDPS.2011.153</a>","bibtex":"@inproceedings{Grad_Plessl_2011, title={Just-in-time Instruction Set Extension – Feasibility and Limitations for an FPGA-based Reconfigurable ASIP Architecture}, DOI={<a href=\"https://doi.org/10.1109/IPDPS.2011.153\">10.1109/IPDPS.2011.153</a>}, booktitle={Proc. Reconfigurable Architectures Workshop (RAW)}, publisher={IEEE Computer Society}, author={Grad, Mariusz and Plessl, Christian}, year={2011}, pages={278–285} }","apa":"Grad, M., &#38; Plessl, C. (2011). Just-in-time Instruction Set Extension – Feasibility and Limitations for an FPGA-based Reconfigurable ASIP Architecture. <i>Proc. Reconfigurable Architectures Workshop (RAW)</i>, 278–285. <a href=\"https://doi.org/10.1109/IPDPS.2011.153\">https://doi.org/10.1109/IPDPS.2011.153</a>","ieee":"M. Grad and C. Plessl, “Just-in-time Instruction Set Extension – Feasibility and Limitations for an FPGA-based Reconfigurable ASIP Architecture,” in <i>Proc. Reconfigurable Architectures Workshop (RAW)</i>, 2011, pp. 278–285, doi: <a href=\"https://doi.org/10.1109/IPDPS.2011.153\">10.1109/IPDPS.2011.153</a>.","chicago":"Grad, Mariusz, and Christian Plessl. “Just-in-Time Instruction Set Extension – Feasibility and Limitations for an FPGA-Based Reconfigurable ASIP Architecture.” In <i>Proc. Reconfigurable Architectures Workshop (RAW)</i>, 278–85. IEEE Computer Society, 2011. <a href=\"https://doi.org/10.1109/IPDPS.2011.153\">https://doi.org/10.1109/IPDPS.2011.153</a>.","short":"M. Grad, C. Plessl, in: Proc. Reconfigurable Architectures Workshop (RAW), IEEE Computer Society, 2011, pp. 278–285."}},{"citation":{"mla":"Drzevitzky, Stephanie, et al. “Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification.” <i>International Journal of Reconfigurable Computing</i>, vol. 2010, Hindawi Publishing Corporation, 2010, doi:<a href=\"https://doi.org/10.1155/2010/180242\">10.1155/2010/180242</a>.","bibtex":"@article{Drzevitzky_Kastens_Platzner_2010, title={Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification}, volume={2010}, DOI={<a href=\"https://doi.org/10.1155/2010/180242\">10.1155/2010/180242</a>}, journal={International Journal of Reconfigurable Computing}, publisher={Hindawi Publishing Corporation}, author={Drzevitzky, Stephanie and Kastens, Uwe and Platzner, Marco}, year={2010} }","ama":"Drzevitzky S, Kastens U, Platzner M. Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification. <i>International Journal of Reconfigurable Computing</i>. 2010;2010. doi:<a href=\"https://doi.org/10.1155/2010/180242\">10.1155/2010/180242</a>","ieee":"S. Drzevitzky, U. Kastens, and M. Platzner, “Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification,” <i>International Journal of Reconfigurable Computing</i>, vol. 2010, 2010.","apa":"Drzevitzky, S., Kastens, U., &#38; Platzner, M. (2010). Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification. <i>International Journal of Reconfigurable Computing</i>, <i>2010</i>. <a href=\"https://doi.org/10.1155/2010/180242\">https://doi.org/10.1155/2010/180242</a>","chicago":"Drzevitzky, Stephanie, Uwe Kastens, and Marco Platzner. “Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification.” <i>International Journal of Reconfigurable Computing</i> 2010 (2010). <a href=\"https://doi.org/10.1155/2010/180242\">https://doi.org/10.1155/2010/180242</a>.","short":"S. Drzevitzky, U. Kastens, M. Platzner, International Journal of Reconfigurable Computing 2010 (2010)."},"publication":"International Journal of Reconfigurable Computing","date_created":"2019-07-10T09:22:56Z","department":[{"_id":"78"}],"type":"journal_article","author":[{"last_name":"Drzevitzky","first_name":"Stephanie","full_name":"Drzevitzky, Stephanie"},{"last_name":"Kastens","first_name":"Uwe","full_name":"Kastens, Uwe"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"}],"status":"public","year":"2010","title":"Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification","intvolume":"      2010","date_updated":"2022-01-06T06:50:47Z","_id":"10605","publisher":"Hindawi Publishing Corporation","language":[{"iso":"eng"}],"volume":2010,"user_id":"3118","doi":"10.1155/2010/180242"},{"author":[{"last_name":"Agne","first_name":"Andreas","full_name":"Agne, Andreas"}],"title":"Virtuelle Speicherverwaltung für Hardware Threads in Rekonfigurierbaren Systemen","year":"2010","status":"public","date_updated":"2022-01-06T06:50:47Z","_id":"10614","publisher":"Paderborn University","language":[{"iso":"eng"}],"user_id":"3118","citation":{"chicago":"Agne, Andreas. <i>Virtuelle Speicherverwaltung Für Hardware Threads in Rekonfigurierbaren Systemen</i>. Paderborn University, 2010.","short":"A. Agne, Virtuelle Speicherverwaltung Für Hardware Threads in Rekonfigurierbaren Systemen, Paderborn University, 2010.","apa":"Agne, A. (2010). <i>Virtuelle Speicherverwaltung für Hardware Threads in Rekonfigurierbaren Systemen</i>. Paderborn University.","ieee":"A. Agne, <i>Virtuelle Speicherverwaltung für Hardware Threads in Rekonfigurierbaren Systemen</i>. Paderborn University, 2010.","ama":"Agne A. <i>Virtuelle Speicherverwaltung Für Hardware Threads in Rekonfigurierbaren Systemen</i>. Paderborn University; 2010.","bibtex":"@book{Agne_2010, title={Virtuelle Speicherverwaltung für Hardware Threads in Rekonfigurierbaren Systemen}, publisher={Paderborn University}, author={Agne, Andreas}, year={2010} }","mla":"Agne, Andreas. <i>Virtuelle Speicherverwaltung Für Hardware Threads in Rekonfigurierbaren Systemen</i>. Paderborn University, 2010."},"date_created":"2019-07-10T09:25:12Z","department":[{"_id":"78"}],"type":"mastersthesis"},{"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2019-07-10T09:40:27Z","supervisor":[{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"}],"citation":{"mla":"Boschmann, Alexander. <i>EMG-Basierte Ganganalyse</i>. Paderborn University, 2010.","apa":"Boschmann, A. (2010). <i>EMG-basierte Ganganalyse</i>. Paderborn University.","ieee":"A. Boschmann, <i>EMG-basierte Ganganalyse</i>. Paderborn University, 2010.","ama":"Boschmann A. <i>EMG-Basierte Ganganalyse</i>. Paderborn University; 2010.","short":"A. Boschmann, EMG-Basierte Ganganalyse, Paderborn University, 2010.","chicago":"Boschmann, Alexander. <i>EMG-Basierte Ganganalyse</i>. Paderborn University, 2010.","bibtex":"@book{Boschmann_2010, title={EMG-basierte Ganganalyse}, publisher={Paderborn University}, author={Boschmann, Alexander}, year={2010} }"},"alternative_title":["EMG-based Gait Analysis"],"user_id":"3118","language":[{"iso":"eng"}],"_id":"10629","publisher":"Paderborn University","date_updated":"2022-01-06T06:50:48Z","author":[{"full_name":"Boschmann, Alexander","last_name":"Boschmann","first_name":"Alexander"}],"title":"EMG-basierte Ganganalyse","status":"public","year":"2010"},{"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2019-07-10T11:03:43Z","citation":{"apa":"Breitlauch, D. (2010). <i>Evolvable Cache Controller</i>. Paderborn University.","ieee":"D. Breitlauch, <i>Evolvable Cache Controller</i>. Paderborn University, 2010.","chicago":"Breitlauch, Daniel. <i>Evolvable Cache Controller</i>. Paderborn University, 2010.","short":"D. Breitlauch, Evolvable Cache Controller, Paderborn University, 2010.","mla":"Breitlauch, Daniel. <i>Evolvable Cache Controller</i>. Paderborn University, 2010.","ama":"Breitlauch D. <i>Evolvable Cache Controller</i>. Paderborn University; 2010.","bibtex":"@book{Breitlauch_2010, title={Evolvable Cache Controller}, publisher={Paderborn University}, author={Breitlauch, Daniel}, year={2010} }"},"supervisor":[{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"}],"user_id":"3118","_id":"10642","language":[{"iso":"eng"}],"publisher":"Paderborn University","date_updated":"2022-01-06T06:50:49Z","author":[{"first_name":"Daniel","last_name":"Breitlauch","full_name":"Breitlauch, Daniel"}],"year":"2010","title":"Evolvable Cache Controller","status":"public"},{"date_updated":"2022-01-06T06:50:49Z","year":"2010","status":"public","title":"Soft Microprocessors with tightly coupled Application-Specific Coprocessors","author":[{"full_name":"Dridger, Denis","first_name":"Denis","last_name":"Dridger"}],"user_id":"3118","_id":"10649","language":[{"iso":"eng"}],"publisher":"Paderborn University","citation":{"short":"D. Dridger, Soft Microprocessors with Tightly Coupled Application-Specific Coprocessors, Paderborn University, 2010.","chicago":"Dridger, Denis. <i>Soft Microprocessors with Tightly Coupled Application-Specific Coprocessors</i>. Paderborn University, 2010.","apa":"Dridger, D. (2010). <i>Soft Microprocessors with tightly coupled Application-Specific Coprocessors</i>. Paderborn University.","ieee":"D. Dridger, <i>Soft Microprocessors with tightly coupled Application-Specific Coprocessors</i>. Paderborn University, 2010.","ama":"Dridger D. <i>Soft Microprocessors with Tightly Coupled Application-Specific Coprocessors</i>. Paderborn University; 2010.","bibtex":"@book{Dridger_2010, title={Soft Microprocessors with tightly coupled Application-Specific Coprocessors}, publisher={Paderborn University}, author={Dridger, Denis}, year={2010} }","mla":"Dridger, Denis. <i>Soft Microprocessors with Tightly Coupled Application-Specific Coprocessors</i>. Paderborn University, 2010."},"type":"bachelorsthesis","department":[{"_id":"78"}],"date_created":"2019-07-10T11:10:58Z"},{"type":"bachelorsthesis","department":[{"_id":"78"}],"date_created":"2019-07-10T11:13:33Z","citation":{"bibtex":"@book{Graf_2010, title={Parallelization of the UCT Algorithm on HPC-Clusters}, publisher={Paderborn University}, author={Graf, Tobias}, year={2010} }","ama":"Graf T. <i>Parallelization of the UCT Algorithm on HPC-Clusters</i>. Paderborn University; 2010.","mla":"Graf, Tobias. <i>Parallelization of the UCT Algorithm on HPC-Clusters</i>. Paderborn University, 2010.","short":"T. Graf, Parallelization of the UCT Algorithm on HPC-Clusters, Paderborn University, 2010.","chicago":"Graf, Tobias. <i>Parallelization of the UCT Algorithm on HPC-Clusters</i>. Paderborn University, 2010.","ieee":"T. Graf, <i>Parallelization of the UCT Algorithm on HPC-Clusters</i>. Paderborn University, 2010.","apa":"Graf, T. (2010). <i>Parallelization of the UCT Algorithm on HPC-Clusters</i>. Paderborn University."},"user_id":"3118","_id":"10657","publisher":"Paderborn University","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:50:49Z","status":"public","title":"Parallelization of the UCT Algorithm on HPC-Clusters","year":"2010","author":[{"full_name":"Graf, Tobias","first_name":"Tobias","last_name":"Graf"}]},{"type":"conference","department":[{"_id":"78"}],"date_created":"2019-07-10T11:27:27Z","publication":"International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)","citation":{"chicago":"Kaufmann, Paul, Kevin Englehart, and Marco Platzner. “Fluctuating EMG Signals: Investigating Long-Term Effects of Pattern Matching Algorithms.” In <i>International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)</i>, 6357–60. IEEE, 2010.","short":"P. Kaufmann, K. Englehart, M. Platzner, in: International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), IEEE, 2010, pp. 6357–6360.","apa":"Kaufmann, P., Englehart, K., &#38; Platzner, M. (2010). Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms. In <i>International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)</i> (pp. 6357–6360). IEEE.","ieee":"P. Kaufmann, K. Englehart, and M. Platzner, “Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms,” in <i>International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)</i>, 2010, pp. 6357–6360.","ama":"Kaufmann P, Englehart K, Platzner M. Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms. In: <i>International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)</i>. IEEE; 2010:6357-6360.","bibtex":"@inproceedings{Kaufmann_Englehart_Platzner_2010, title={Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms}, booktitle={International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)}, publisher={IEEE}, author={Kaufmann, Paul and Englehart, Kevin and Platzner, Marco}, year={2010}, pages={6357–6360} }","mla":"Kaufmann, Paul, et al. “Fluctuating EMG Signals: Investigating Long-Term Effects of Pattern Matching Algorithms.” <i>International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)</i>, IEEE, 2010, pp. 6357–60."},"user_id":"3118","page":"6357-6360","_id":"10683","language":[{"iso":"eng"}],"publisher":"IEEE","date_updated":"2022-01-06T06:50:49Z","status":"public","title":"Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms","year":"2010","author":[{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"},{"full_name":"Englehart, Kevin","last_name":"Englehart","first_name":"Kevin"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"}]},{"user_id":"3118","page":"541-548","_id":"10686","language":[{"iso":"eng"}],"publisher":"IEEE","date_updated":"2022-01-06T06:50:49Z","status":"public","title":"A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers","year":"2010","author":[{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"},{"last_name":"Knieper","first_name":"Tobias","full_name":"Knieper, Tobias"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"}],"type":"conference","department":[{"_id":"78"}],"date_created":"2019-07-10T11:28:11Z","publication":"IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)","citation":{"chicago":"Kaufmann, Paul, Tobias Knieper, and Marco Platzner. “A Novel Hybrid Evolutionary Strategy and Its Periodization with Multi-Objective Genetic Optimizers.” In <i>IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)</i>, 541–48. IEEE, 2010.","short":"P. Kaufmann, T. Knieper, M. Platzner, in: IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC), IEEE, 2010, pp. 541–548.","ieee":"P. Kaufmann, T. Knieper, and M. Platzner, “A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers,” in <i>IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)</i>, 2010, pp. 541–548.","apa":"Kaufmann, P., Knieper, T., &#38; Platzner, M. (2010). A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers. In <i>IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)</i> (pp. 541–548). IEEE.","bibtex":"@inproceedings{Kaufmann_Knieper_Platzner_2010, title={A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers}, booktitle={IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)}, publisher={IEEE}, author={Kaufmann, Paul and Knieper, Tobias and Platzner, Marco}, year={2010}, pages={541–548} }","ama":"Kaufmann P, Knieper T, Platzner M. A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers. In: <i>IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)</i>. IEEE; 2010:541-548.","mla":"Kaufmann, Paul, et al. “A Novel Hybrid Evolutionary Strategy and Its Periodization with Multi-Objective Genetic Optimizers.” <i>IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)</i>, IEEE, 2010, pp. 541–48."}},{"publication":"IET Computers Digital Techniques","issue":"3","citation":{"ama":"Kebschull U, Platzner M, Teich J. Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial). <i>IET Computers Digital Techniques</i>. 2010;4(3):157-158. doi:<a href=\"https://doi.org/10.1049/iet-cdt.2010.9044\">10.1049/iet-cdt.2010.9044</a>","bibtex":"@article{Kebschull_Platzner_Teich_2010, title={Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial)}, volume={4}, DOI={<a href=\"https://doi.org/10.1049/iet-cdt.2010.9044\">10.1049/iet-cdt.2010.9044</a>}, number={3}, journal={IET Computers Digital Techniques}, author={Kebschull, Udo and Platzner, Marco and Teich, Jürgen}, year={2010}, pages={157–158} }","mla":"Kebschull, Udo, et al. “Selected Papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (Editorial).” <i>IET Computers Digital Techniques</i>, vol. 4, no. 3, 2010, pp. 157–58, doi:<a href=\"https://doi.org/10.1049/iet-cdt.2010.9044\">10.1049/iet-cdt.2010.9044</a>.","chicago":"Kebschull, Udo, Marco Platzner, and Jürgen Teich. “Selected Papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (Editorial).” <i>IET Computers Digital Techniques</i> 4, no. 3 (2010): 157–58. <a href=\"https://doi.org/10.1049/iet-cdt.2010.9044\">https://doi.org/10.1049/iet-cdt.2010.9044</a>.","short":"U. Kebschull, M. Platzner, J. Teich, IET Computers Digital Techniques 4 (2010) 157–158.","apa":"Kebschull, U., Platzner, M., &#38; Teich, J. (2010). Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial). <i>IET Computers Digital Techniques</i>, <i>4</i>(3), 157–158. <a href=\"https://doi.org/10.1049/iet-cdt.2010.9044\">https://doi.org/10.1049/iet-cdt.2010.9044</a>","ieee":"U. Kebschull, M. Platzner, and J. Teich, “Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial),” <i>IET Computers Digital Techniques</i>, vol. 4, no. 3, pp. 157–158, 2010."},"date_created":"2019-07-10T11:30:01Z","type":"journal_article","department":[{"_id":"78"}],"title":"Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial)","status":"public","year":"2010","publication_identifier":{"issn":["1751-8601"]},"author":[{"last_name":"Kebschull","first_name":"Udo","full_name":"Kebschull, Udo"},{"id":"398","full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner"},{"first_name":"Jürgen","last_name":"Teich","full_name":"Teich, Jürgen"}],"date_updated":"2022-01-06T06:50:49Z","intvolume":"         4","page":"157-158","language":[{"iso":"eng"}],"_id":"10694","doi":"10.1049/iet-cdt.2010.9044","user_id":"3118","volume":4},{"date_updated":"2022-01-06T06:50:49Z","author":[{"last_name":"Knieper","first_name":"Tobias","full_name":"Knieper, Tobias"}],"status":"public","title":"Hybridization of Global Multi-Objective and Local Search Techniques","year":"2010","user_id":"3118","language":[{"iso":"eng"}],"_id":"10697","publisher":"Paderborn University","citation":{"apa":"Knieper, T. (2010). <i>Hybridization of Global Multi-Objective and Local Search Techniques</i>. Paderborn University.","ieee":"T. Knieper, <i>Hybridization of Global Multi-Objective and Local Search Techniques</i>. Paderborn University, 2010.","short":"T. Knieper, Hybridization of Global Multi-Objective and Local Search Techniques, Paderborn University, 2010.","chicago":"Knieper, Tobias. <i>Hybridization of Global Multi-Objective and Local Search Techniques</i>. Paderborn University, 2010.","mla":"Knieper, Tobias. <i>Hybridization of Global Multi-Objective and Local Search Techniques</i>. Paderborn University, 2010.","ama":"Knieper T. <i>Hybridization of Global Multi-Objective and Local Search Techniques</i>. Paderborn University; 2010.","bibtex":"@book{Knieper_2010, title={Hybridization of Global Multi-Objective and Local Search Techniques}, publisher={Paderborn University}, author={Knieper, Tobias}, year={2010} }"},"supervisor":[{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"}],"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2019-07-10T11:30:23Z"},{"status":"public","year":"2010","title":"Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture","author":[{"first_name":"Tobias","last_name":"Knieper","full_name":"Knieper, Tobias"},{"full_name":"Kaufmann, Paul","first_name":"Paul","last_name":"Kaufmann"},{"full_name":"Glette, Kyrre","last_name":"Glette","first_name":"Kyrre"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"full_name":"Torresen, Jim","first_name":"Jim","last_name":"Torresen"}],"date_updated":"2022-01-06T06:50:49Z","intvolume":"      6274","page":"250-261","_id":"10699","series_title":"LNCS","language":[{"iso":"eng"}],"publisher":"Springer","user_id":"3118","volume":6274,"publication":"IEEE Intl. Conf. on Evolvable Systems (ICES)","citation":{"short":"T. Knieper, P. Kaufmann, K. Glette, M. Platzner, J. Torresen, in: IEEE Intl. Conf. on Evolvable Systems (ICES), Springer, 2010, pp. 250–261.","chicago":"Knieper, Tobias, Paul Kaufmann, Kyrre Glette, Marco Platzner, and Jim Torresen. “Coping with Resource Fluctuations: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture.” In <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>, 6274:250–61. LNCS. Springer, 2010.","ieee":"T. Knieper, P. Kaufmann, K. Glette, M. Platzner, and J. Torresen, “Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture,” in <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>, 2010, vol. 6274, pp. 250–261.","apa":"Knieper, T., Kaufmann, P., Glette, K., Platzner, M., &#38; Torresen, J. (2010). Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture. In <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i> (Vol. 6274, pp. 250–261). Springer.","bibtex":"@inproceedings{Knieper_Kaufmann_Glette_Platzner_Torresen_2010, series={LNCS}, title={Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture}, volume={6274}, booktitle={IEEE Intl. Conf. on Evolvable Systems (ICES)}, publisher={Springer}, author={Knieper, Tobias and Kaufmann, Paul and Glette, Kyrre and Platzner, Marco and Torresen, Jim}, year={2010}, pages={250–261}, collection={LNCS} }","ama":"Knieper T, Kaufmann P, Glette K, Platzner M, Torresen J. Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture. In: <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>. Vol 6274. LNCS. Springer; 2010:250-261.","mla":"Knieper, Tobias, et al. “Coping with Resource Fluctuations: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture.” <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>, vol. 6274, Springer, 2010, pp. 250–61."},"date_created":"2019-07-10T11:38:03Z","type":"conference","department":[{"_id":"78"}]},{"page":"269-290","_id":"10704","language":[{"iso":"eng"}],"publisher":"Springer-Verlag GmbH","doi":"10.1007/978-90-481-3485-4_13","user_id":"3118","editor":[{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"},{"last_name":"Teich","first_name":"Jürgen","full_name":"Teich, Jürgen"},{"full_name":"Wehn, Norbert","first_name":"Norbert","last_name":"Wehn"}],"year":"2010","title":"ReconOS: An Operating System for Dynamically Reconfigurable Hardware","status":"public","author":[{"full_name":"Lübbers, Enno","last_name":"Lübbers","first_name":"Enno"},{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"}],"date_updated":"2022-01-06T06:50:50Z","date_created":"2019-07-10T11:41:18Z","type":"book_chapter","department":[{"_id":"78"}],"publication":"Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications","citation":{"bibtex":"@inbook{Lübbers_Platzner_2010, title={ReconOS: An Operating System for Dynamically Reconfigurable Hardware}, DOI={<a href=\"https://doi.org/10.1007/978-90-481-3485-4_13\">10.1007/978-90-481-3485-4_13</a>}, booktitle={Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications}, publisher={Springer-Verlag GmbH}, author={Lübbers, Enno and Platzner, Marco}, editor={Platzner, Marco and Teich, Jürgen and Wehn, NorbertEditors}, year={2010}, pages={269–290} }","ama":"Lübbers E, Platzner M. ReconOS: An Operating System for Dynamically Reconfigurable Hardware. In: Platzner M, Teich J, Wehn N, eds. <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH; 2010:269-290. doi:<a href=\"https://doi.org/10.1007/978-90-481-3485-4_13\">10.1007/978-90-481-3485-4_13</a>","mla":"Lübbers, Enno, and Marco Platzner. “ReconOS: An Operating System for Dynamically Reconfigurable Hardware.” <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>, edited by Marco Platzner et al., Springer-Verlag GmbH, 2010, pp. 269–90, doi:<a href=\"https://doi.org/10.1007/978-90-481-3485-4_13\">10.1007/978-90-481-3485-4_13</a>.","short":"E. Lübbers, M. Platzner, in: M. Platzner, J. Teich, N. Wehn (Eds.), Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications, Springer-Verlag GmbH, 2010, pp. 269–290.","chicago":"Lübbers, Enno, and Marco Platzner. “ReconOS: An Operating System for Dynamically Reconfigurable Hardware.” In <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>, edited by Marco Platzner, Jürgen Teich, and Norbert Wehn, 269–90. Springer-Verlag GmbH, 2010. <a href=\"https://doi.org/10.1007/978-90-481-3485-4_13\">https://doi.org/10.1007/978-90-481-3485-4_13</a>.","ieee":"E. Lübbers and M. Platzner, “ReconOS: An Operating System for Dynamically Reconfigurable Hardware,” in <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>, M. Platzner, J. Teich, and N. Wehn, Eds. Springer-Verlag GmbH, 2010, pp. 269–290.","apa":"Lübbers, E., &#38; Platzner, M. (2010). ReconOS: An Operating System for Dynamically Reconfigurable Hardware. In M. Platzner, J. Teich, &#38; N. Wehn (Eds.), <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i> (pp. 269–290). Springer-Verlag GmbH. <a href=\"https://doi.org/10.1007/978-90-481-3485-4_13\">https://doi.org/10.1007/978-90-481-3485-4_13</a>"}},{"citation":{"mla":"Meiche, Robert. <i>FPGA/CPU Multicore-Plattform Für ReconOS/ECos</i>. Paderborn University, 2010.","ama":"Meiche R. <i>FPGA/CPU Multicore-Plattform Für ReconOS/ECos</i>. Paderborn University; 2010.","bibtex":"@book{Meiche_2010, title={FPGA/CPU Multicore-Plattform für ReconOS/eCos}, publisher={Paderborn University}, author={Meiche, Robert}, year={2010} }","apa":"Meiche, R. (2010). <i>FPGA/CPU Multicore-Plattform für ReconOS/eCos</i>. Paderborn University.","ieee":"R. Meiche, <i>FPGA/CPU Multicore-Plattform für ReconOS/eCos</i>. Paderborn University, 2010.","short":"R. Meiche, FPGA/CPU Multicore-Plattform Für ReconOS/ECos, Paderborn University, 2010.","chicago":"Meiche, Robert. <i>FPGA/CPU Multicore-Plattform Für ReconOS/ECos</i>. Paderborn University, 2010."},"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2019-07-10T11:43:35Z","date_updated":"2022-01-06T06:50:50Z","author":[{"full_name":"Meiche, Robert","first_name":"Robert","last_name":"Meiche"}],"title":"FPGA/CPU Multicore-Plattform für ReconOS/eCos","year":"2010","status":"public","user_id":"3118","_id":"10710","publisher":"Paderborn University","language":[{"iso":"eng"}]},{"language":[{"iso":"eng"}],"_id":"10717","publisher":"Paderborn University","user_id":"3118","year":"2010","title":"Transparente Hardwarebeschleunigung durch Shared Library Interposing","status":"public","author":[{"last_name":"Niekamp","first_name":"Manuel","full_name":"Niekamp, Manuel"}],"date_updated":"2022-01-06T06:50:50Z","date_created":"2019-07-10T11:48:28Z","type":"mastersthesis","department":[{"_id":"78"}],"supervisor":[{"last_name":"Beisel","first_name":"Tobias","full_name":"Beisel, Tobias"}],"citation":{"apa":"Niekamp, M. (2010). <i>Transparente Hardwarebeschleunigung durch Shared Library Interposing</i>. Paderborn University.","ieee":"M. Niekamp, <i>Transparente Hardwarebeschleunigung durch Shared Library Interposing</i>. Paderborn University, 2010.","short":"M. Niekamp, Transparente Hardwarebeschleunigung Durch Shared Library Interposing, Paderborn University, 2010.","chicago":"Niekamp, Manuel. <i>Transparente Hardwarebeschleunigung Durch Shared Library Interposing</i>. Paderborn University, 2010.","mla":"Niekamp, Manuel. <i>Transparente Hardwarebeschleunigung Durch Shared Library Interposing</i>. Paderborn University, 2010.","ama":"Niekamp M. <i>Transparente Hardwarebeschleunigung Durch Shared Library Interposing</i>. Paderborn University; 2010.","bibtex":"@book{Niekamp_2010, title={Transparente Hardwarebeschleunigung durch Shared Library Interposing}, publisher={Paderborn University}, author={Niekamp, Manuel}, year={2010} }"}},{"citation":{"ama":"Runde B. <i>A Token-Ring Network-On-Chip for Message Passing in ReconOS</i>. Paderborn University; 2010.","bibtex":"@book{Runde_2010, title={A Token-Ring Network-On-Chip for Message Passing in ReconOS}, publisher={Paderborn University}, author={Runde, Bodo}, year={2010} }","mla":"Runde, Bodo. <i>A Token-Ring Network-On-Chip for Message Passing in ReconOS</i>. Paderborn University, 2010.","short":"B. Runde, A Token-Ring Network-On-Chip for Message Passing in ReconOS, Paderborn University, 2010.","chicago":"Runde, Bodo. <i>A Token-Ring Network-On-Chip for Message Passing in ReconOS</i>. Paderborn University, 2010.","apa":"Runde, B. (2010). <i>A Token-Ring Network-On-Chip for Message Passing in ReconOS</i>. Paderborn University.","ieee":"B. Runde, <i>A Token-Ring Network-On-Chip for Message Passing in ReconOS</i>. Paderborn University, 2010."},"date_created":"2019-07-10T11:54:50Z","department":[{"_id":"78"}],"type":"mastersthesis","author":[{"full_name":"Runde, Bodo","first_name":"Bodo","last_name":"Runde"}],"title":"A Token-Ring Network-On-Chip for Message Passing in ReconOS","year":"2010","status":"public","date_updated":"2022-01-06T06:50:50Z","_id":"10731","language":[{"iso":"eng"}],"publisher":"Paderborn University","user_id":"3118"}]