[{"author":[{"last_name":"Graf","first_name":"Tobias","full_name":"Graf, Tobias"}],"title":"Parallelization of the UCT Algorithm on HPC-Clusters","status":"public","year":"2010","date_updated":"2022-01-06T06:50:49Z","_id":"10657","language":[{"iso":"eng"}],"publisher":"Paderborn University","user_id":"3118","citation":{"mla":"Graf, Tobias. <i>Parallelization of the UCT Algorithm on HPC-Clusters</i>. Paderborn University, 2010.","ama":"Graf T. <i>Parallelization of the UCT Algorithm on HPC-Clusters</i>. Paderborn University; 2010.","bibtex":"@book{Graf_2010, title={Parallelization of the UCT Algorithm on HPC-Clusters}, publisher={Paderborn University}, author={Graf, Tobias}, year={2010} }","apa":"Graf, T. (2010). <i>Parallelization of the UCT Algorithm on HPC-Clusters</i>. Paderborn University.","ieee":"T. Graf, <i>Parallelization of the UCT Algorithm on HPC-Clusters</i>. Paderborn University, 2010.","chicago":"Graf, Tobias. <i>Parallelization of the UCT Algorithm on HPC-Clusters</i>. Paderborn University, 2010.","short":"T. Graf, Parallelization of the UCT Algorithm on HPC-Clusters, Paderborn University, 2010."},"date_created":"2019-07-10T11:13:33Z","department":[{"_id":"78"}],"type":"bachelorsthesis"},{"date_updated":"2022-01-06T06:50:49Z","year":"2010","status":"public","title":"Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms","author":[{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"},{"full_name":"Englehart, Kevin","last_name":"Englehart","first_name":"Kevin"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"}],"user_id":"3118","page":"6357-6360","_id":"10683","publisher":"IEEE","language":[{"iso":"eng"}],"publication":"International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)","citation":{"short":"P. Kaufmann, K. Englehart, M. Platzner, in: International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), IEEE, 2010, pp. 6357–6360.","chicago":"Kaufmann, Paul, Kevin Englehart, and Marco Platzner. “Fluctuating EMG Signals: Investigating Long-Term Effects of Pattern Matching Algorithms.” In <i>International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)</i>, 6357–60. IEEE, 2010.","ieee":"P. Kaufmann, K. Englehart, and M. Platzner, “Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms,” in <i>International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)</i>, 2010, pp. 6357–6360.","apa":"Kaufmann, P., Englehart, K., &#38; Platzner, M. (2010). Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms. In <i>International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)</i> (pp. 6357–6360). IEEE.","bibtex":"@inproceedings{Kaufmann_Englehart_Platzner_2010, title={Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms}, booktitle={International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)}, publisher={IEEE}, author={Kaufmann, Paul and Englehart, Kevin and Platzner, Marco}, year={2010}, pages={6357–6360} }","ama":"Kaufmann P, Englehart K, Platzner M. Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms. In: <i>International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)</i>. IEEE; 2010:6357-6360.","mla":"Kaufmann, Paul, et al. “Fluctuating EMG Signals: Investigating Long-Term Effects of Pattern Matching Algorithms.” <i>International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)</i>, IEEE, 2010, pp. 6357–60."},"type":"conference","department":[{"_id":"78"}],"date_created":"2019-07-10T11:27:27Z"},{"type":"conference","department":[{"_id":"78"}],"date_created":"2019-07-10T11:28:11Z","publication":"IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)","citation":{"ama":"Kaufmann P, Knieper T, Platzner M. A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers. In: <i>IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)</i>. IEEE; 2010:541-548.","bibtex":"@inproceedings{Kaufmann_Knieper_Platzner_2010, title={A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers}, booktitle={IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)}, publisher={IEEE}, author={Kaufmann, Paul and Knieper, Tobias and Platzner, Marco}, year={2010}, pages={541–548} }","mla":"Kaufmann, Paul, et al. “A Novel Hybrid Evolutionary Strategy and Its Periodization with Multi-Objective Genetic Optimizers.” <i>IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)</i>, IEEE, 2010, pp. 541–48.","chicago":"Kaufmann, Paul, Tobias Knieper, and Marco Platzner. “A Novel Hybrid Evolutionary Strategy and Its Periodization with Multi-Objective Genetic Optimizers.” In <i>IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)</i>, 541–48. IEEE, 2010.","short":"P. Kaufmann, T. Knieper, M. Platzner, in: IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC), IEEE, 2010, pp. 541–548.","apa":"Kaufmann, P., Knieper, T., &#38; Platzner, M. (2010). A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers. In <i>IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)</i> (pp. 541–548). IEEE.","ieee":"P. Kaufmann, T. Knieper, and M. Platzner, “A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers,” in <i>IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC)</i>, 2010, pp. 541–548."},"user_id":"3118","page":"541-548","publisher":"IEEE","_id":"10686","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:50:49Z","status":"public","title":"A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers","year":"2010","author":[{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"},{"first_name":"Tobias","last_name":"Knieper","full_name":"Knieper, Tobias"},{"id":"398","first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco"}]},{"citation":{"ama":"Kebschull U, Platzner M, Teich J. Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial). <i>IET Computers Digital Techniques</i>. 2010;4(3):157-158. doi:<a href=\"https://doi.org/10.1049/iet-cdt.2010.9044\">10.1049/iet-cdt.2010.9044</a>","bibtex":"@article{Kebschull_Platzner_Teich_2010, title={Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial)}, volume={4}, DOI={<a href=\"https://doi.org/10.1049/iet-cdt.2010.9044\">10.1049/iet-cdt.2010.9044</a>}, number={3}, journal={IET Computers Digital Techniques}, author={Kebschull, Udo and Platzner, Marco and Teich, Jürgen}, year={2010}, pages={157–158} }","mla":"Kebschull, Udo, et al. “Selected Papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (Editorial).” <i>IET Computers Digital Techniques</i>, vol. 4, no. 3, 2010, pp. 157–58, doi:<a href=\"https://doi.org/10.1049/iet-cdt.2010.9044\">10.1049/iet-cdt.2010.9044</a>.","short":"U. Kebschull, M. Platzner, J. Teich, IET Computers Digital Techniques 4 (2010) 157–158.","chicago":"Kebschull, Udo, Marco Platzner, and Jürgen Teich. “Selected Papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (Editorial).” <i>IET Computers Digital Techniques</i> 4, no. 3 (2010): 157–58. <a href=\"https://doi.org/10.1049/iet-cdt.2010.9044\">https://doi.org/10.1049/iet-cdt.2010.9044</a>.","apa":"Kebschull, U., Platzner, M., &#38; Teich, J. (2010). Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial). <i>IET Computers Digital Techniques</i>, <i>4</i>(3), 157–158. <a href=\"https://doi.org/10.1049/iet-cdt.2010.9044\">https://doi.org/10.1049/iet-cdt.2010.9044</a>","ieee":"U. Kebschull, M. Platzner, and J. Teich, “Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial),” <i>IET Computers Digital Techniques</i>, vol. 4, no. 3, pp. 157–158, 2010."},"publication":"IET Computers Digital Techniques","issue":"3","date_created":"2019-07-10T11:30:01Z","department":[{"_id":"78"}],"type":"journal_article","author":[{"full_name":"Kebschull, Udo","first_name":"Udo","last_name":"Kebschull"},{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner","id":"398"},{"first_name":"Jürgen","last_name":"Teich","full_name":"Teich, Jürgen"}],"publication_identifier":{"issn":["1751-8601"]},"title":"Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial)","status":"public","year":"2010","intvolume":"         4","date_updated":"2022-01-06T06:50:49Z","language":[{"iso":"eng"}],"_id":"10694","page":"157-158","volume":4,"doi":"10.1049/iet-cdt.2010.9044","user_id":"3118"},{"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2019-07-10T11:30:23Z","citation":{"mla":"Knieper, Tobias. <i>Hybridization of Global Multi-Objective and Local Search Techniques</i>. Paderborn University, 2010.","ama":"Knieper T. <i>Hybridization of Global Multi-Objective and Local Search Techniques</i>. Paderborn University; 2010.","bibtex":"@book{Knieper_2010, title={Hybridization of Global Multi-Objective and Local Search Techniques}, publisher={Paderborn University}, author={Knieper, Tobias}, year={2010} }","apa":"Knieper, T. (2010). <i>Hybridization of Global Multi-Objective and Local Search Techniques</i>. Paderborn University.","ieee":"T. Knieper, <i>Hybridization of Global Multi-Objective and Local Search Techniques</i>. Paderborn University, 2010.","chicago":"Knieper, Tobias. <i>Hybridization of Global Multi-Objective and Local Search Techniques</i>. Paderborn University, 2010.","short":"T. Knieper, Hybridization of Global Multi-Objective and Local Search Techniques, Paderborn University, 2010."},"supervisor":[{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"}],"user_id":"3118","publisher":"Paderborn University","_id":"10697","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:50:49Z","author":[{"full_name":"Knieper, Tobias","first_name":"Tobias","last_name":"Knieper"}],"year":"2010","title":"Hybridization of Global Multi-Objective and Local Search Techniques","status":"public"},{"user_id":"3118","volume":6274,"page":"250-261","_id":"10699","series_title":"LNCS","language":[{"iso":"eng"}],"publisher":"Springer","date_updated":"2022-01-06T06:50:49Z","intvolume":"      6274","status":"public","year":"2010","title":"Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture","author":[{"first_name":"Tobias","last_name":"Knieper","full_name":"Knieper, Tobias"},{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"},{"full_name":"Glette, Kyrre","last_name":"Glette","first_name":"Kyrre"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"},{"full_name":"Torresen, Jim","last_name":"Torresen","first_name":"Jim"}],"type":"conference","department":[{"_id":"78"}],"date_created":"2019-07-10T11:38:03Z","publication":"IEEE Intl. Conf. on Evolvable Systems (ICES)","citation":{"ieee":"T. Knieper, P. Kaufmann, K. Glette, M. Platzner, and J. Torresen, “Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture,” in <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>, 2010, vol. 6274, pp. 250–261.","apa":"Knieper, T., Kaufmann, P., Glette, K., Platzner, M., &#38; Torresen, J. (2010). Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture. In <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i> (Vol. 6274, pp. 250–261). Springer.","short":"T. Knieper, P. Kaufmann, K. Glette, M. Platzner, J. Torresen, in: IEEE Intl. Conf. on Evolvable Systems (ICES), Springer, 2010, pp. 250–261.","chicago":"Knieper, Tobias, Paul Kaufmann, Kyrre Glette, Marco Platzner, and Jim Torresen. “Coping with Resource Fluctuations: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture.” In <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>, 6274:250–61. LNCS. Springer, 2010.","mla":"Knieper, Tobias, et al. “Coping with Resource Fluctuations: The Run-Time Reconfigurable Functional Unit Row Classifier Architecture.” <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>, vol. 6274, Springer, 2010, pp. 250–61.","bibtex":"@inproceedings{Knieper_Kaufmann_Glette_Platzner_Torresen_2010, series={LNCS}, title={Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture}, volume={6274}, booktitle={IEEE Intl. Conf. on Evolvable Systems (ICES)}, publisher={Springer}, author={Knieper, Tobias and Kaufmann, Paul and Glette, Kyrre and Platzner, Marco and Torresen, Jim}, year={2010}, pages={250–261}, collection={LNCS} }","ama":"Knieper T, Kaufmann P, Glette K, Platzner M, Torresen J. Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture. In: <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>. Vol 6274. LNCS. Springer; 2010:250-261."}},{"publisher":"Springer-Verlag GmbH","_id":"10704","language":[{"iso":"eng"}],"page":"269-290","editor":[{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner"},{"last_name":"Teich","first_name":"Jürgen","full_name":"Teich, Jürgen"},{"last_name":"Wehn","first_name":"Norbert","full_name":"Wehn, Norbert"}],"doi":"10.1007/978-90-481-3485-4_13","user_id":"3118","author":[{"last_name":"Lübbers","first_name":"Enno","full_name":"Lübbers, Enno"},{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner","id":"398"}],"year":"2010","status":"public","title":"ReconOS: An Operating System for Dynamically Reconfigurable Hardware","date_updated":"2022-01-06T06:50:50Z","date_created":"2019-07-10T11:41:18Z","department":[{"_id":"78"}],"type":"book_chapter","citation":{"ama":"Lübbers E, Platzner M. ReconOS: An Operating System for Dynamically Reconfigurable Hardware. In: Platzner M, Teich J, Wehn N, eds. <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH; 2010:269-290. doi:<a href=\"https://doi.org/10.1007/978-90-481-3485-4_13\">10.1007/978-90-481-3485-4_13</a>","bibtex":"@inbook{Lübbers_Platzner_2010, title={ReconOS: An Operating System for Dynamically Reconfigurable Hardware}, DOI={<a href=\"https://doi.org/10.1007/978-90-481-3485-4_13\">10.1007/978-90-481-3485-4_13</a>}, booktitle={Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications}, publisher={Springer-Verlag GmbH}, author={Lübbers, Enno and Platzner, Marco}, editor={Platzner, Marco and Teich, Jürgen and Wehn, NorbertEditors}, year={2010}, pages={269–290} }","mla":"Lübbers, Enno, and Marco Platzner. “ReconOS: An Operating System for Dynamically Reconfigurable Hardware.” <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>, edited by Marco Platzner et al., Springer-Verlag GmbH, 2010, pp. 269–90, doi:<a href=\"https://doi.org/10.1007/978-90-481-3485-4_13\">10.1007/978-90-481-3485-4_13</a>.","short":"E. Lübbers, M. Platzner, in: M. Platzner, J. Teich, N. Wehn (Eds.), Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications, Springer-Verlag GmbH, 2010, pp. 269–290.","chicago":"Lübbers, Enno, and Marco Platzner. “ReconOS: An Operating System for Dynamically Reconfigurable Hardware.” In <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>, edited by Marco Platzner, Jürgen Teich, and Norbert Wehn, 269–90. Springer-Verlag GmbH, 2010. <a href=\"https://doi.org/10.1007/978-90-481-3485-4_13\">https://doi.org/10.1007/978-90-481-3485-4_13</a>.","apa":"Lübbers, E., &#38; Platzner, M. (2010). ReconOS: An Operating System for Dynamically Reconfigurable Hardware. In M. Platzner, J. Teich, &#38; N. Wehn (Eds.), <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i> (pp. 269–290). Springer-Verlag GmbH. <a href=\"https://doi.org/10.1007/978-90-481-3485-4_13\">https://doi.org/10.1007/978-90-481-3485-4_13</a>","ieee":"E. Lübbers and M. Platzner, “ReconOS: An Operating System for Dynamically Reconfigurable Hardware,” in <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>, M. Platzner, J. Teich, and N. Wehn, Eds. Springer-Verlag GmbH, 2010, pp. 269–290."},"publication":"Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications"},{"date_updated":"2022-01-06T06:50:50Z","year":"2010","status":"public","title":"FPGA/CPU Multicore-Plattform für ReconOS/eCos","author":[{"full_name":"Meiche, Robert","first_name":"Robert","last_name":"Meiche"}],"user_id":"3118","_id":"10710","language":[{"iso":"eng"}],"publisher":"Paderborn University","citation":{"mla":"Meiche, Robert. <i>FPGA/CPU Multicore-Plattform Für ReconOS/ECos</i>. Paderborn University, 2010.","ama":"Meiche R. <i>FPGA/CPU Multicore-Plattform Für ReconOS/ECos</i>. Paderborn University; 2010.","bibtex":"@book{Meiche_2010, title={FPGA/CPU Multicore-Plattform für ReconOS/eCos}, publisher={Paderborn University}, author={Meiche, Robert}, year={2010} }","apa":"Meiche, R. (2010). <i>FPGA/CPU Multicore-Plattform für ReconOS/eCos</i>. Paderborn University.","ieee":"R. Meiche, <i>FPGA/CPU Multicore-Plattform für ReconOS/eCos</i>. Paderborn University, 2010.","chicago":"Meiche, Robert. <i>FPGA/CPU Multicore-Plattform Für ReconOS/ECos</i>. Paderborn University, 2010.","short":"R. Meiche, FPGA/CPU Multicore-Plattform Für ReconOS/ECos, Paderborn University, 2010."},"type":"mastersthesis","department":[{"_id":"78"}],"date_created":"2019-07-10T11:43:35Z"},{"_id":"10717","publisher":"Paderborn University","language":[{"iso":"eng"}],"user_id":"3118","author":[{"first_name":"Manuel","last_name":"Niekamp","full_name":"Niekamp, Manuel"}],"title":"Transparente Hardwarebeschleunigung durch Shared Library Interposing","status":"public","year":"2010","date_updated":"2022-01-06T06:50:50Z","date_created":"2019-07-10T11:48:28Z","department":[{"_id":"78"}],"type":"mastersthesis","citation":{"ama":"Niekamp M. <i>Transparente Hardwarebeschleunigung Durch Shared Library Interposing</i>. Paderborn University; 2010.","bibtex":"@book{Niekamp_2010, title={Transparente Hardwarebeschleunigung durch Shared Library Interposing}, publisher={Paderborn University}, author={Niekamp, Manuel}, year={2010} }","mla":"Niekamp, Manuel. <i>Transparente Hardwarebeschleunigung Durch Shared Library Interposing</i>. Paderborn University, 2010.","short":"M. Niekamp, Transparente Hardwarebeschleunigung Durch Shared Library Interposing, Paderborn University, 2010.","chicago":"Niekamp, Manuel. <i>Transparente Hardwarebeschleunigung Durch Shared Library Interposing</i>. Paderborn University, 2010.","apa":"Niekamp, M. (2010). <i>Transparente Hardwarebeschleunigung durch Shared Library Interposing</i>. Paderborn University.","ieee":"M. Niekamp, <i>Transparente Hardwarebeschleunigung durch Shared Library Interposing</i>. Paderborn University, 2010."},"supervisor":[{"first_name":"Tobias","last_name":"Beisel","full_name":"Beisel, Tobias"}]},{"citation":{"ama":"Runde B. <i>A Token-Ring Network-On-Chip for Message Passing in ReconOS</i>. Paderborn University; 2010.","bibtex":"@book{Runde_2010, title={A Token-Ring Network-On-Chip for Message Passing in ReconOS}, publisher={Paderborn University}, author={Runde, Bodo}, year={2010} }","mla":"Runde, Bodo. <i>A Token-Ring Network-On-Chip for Message Passing in ReconOS</i>. Paderborn University, 2010.","short":"B. Runde, A Token-Ring Network-On-Chip for Message Passing in ReconOS, Paderborn University, 2010.","chicago":"Runde, Bodo. <i>A Token-Ring Network-On-Chip for Message Passing in ReconOS</i>. Paderborn University, 2010.","apa":"Runde, B. (2010). <i>A Token-Ring Network-On-Chip for Message Passing in ReconOS</i>. Paderborn University.","ieee":"B. Runde, <i>A Token-Ring Network-On-Chip for Message Passing in ReconOS</i>. Paderborn University, 2010."},"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2019-07-10T11:54:50Z","date_updated":"2022-01-06T06:50:50Z","author":[{"full_name":"Runde, Bodo","first_name":"Bodo","last_name":"Runde"}],"status":"public","title":"A Token-Ring Network-On-Chip for Message Passing in ReconOS","year":"2010","user_id":"3118","language":[{"iso":"eng"}],"_id":"10731","publisher":"Paderborn University"},{"user_id":"3118","_id":"10752","publisher":"Paderborn University","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:50:50Z","author":[{"full_name":"Wiersema, Tobias","last_name":"Wiersema","first_name":"Tobias","id":"3118"}],"year":"2010","status":"public","title":"Scheduling Support for Heterogeneous Hardware Accelerators under Linux","department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2019-07-10T12:03:02Z","citation":{"ama":"Wiersema T. <i>Scheduling Support for Heterogeneous Hardware Accelerators under Linux</i>. Paderborn University; 2010.","bibtex":"@book{Wiersema_2010, title={Scheduling Support for Heterogeneous Hardware Accelerators under Linux}, publisher={Paderborn University}, author={Wiersema, Tobias}, year={2010} }","mla":"Wiersema, Tobias. <i>Scheduling Support for Heterogeneous Hardware Accelerators under Linux</i>. Paderborn University, 2010.","chicago":"Wiersema, Tobias. <i>Scheduling Support for Heterogeneous Hardware Accelerators under Linux</i>. Paderborn University, 2010.","short":"T. Wiersema, Scheduling Support for Heterogeneous Hardware Accelerators under Linux, Paderborn University, 2010.","apa":"Wiersema, T. (2010). <i>Scheduling Support for Heterogeneous Hardware Accelerators under Linux</i>. Paderborn University.","ieee":"T. Wiersema, <i>Scheduling Support for Heterogeneous Hardware Accelerators under Linux</i>. Paderborn University, 2010."},"supervisor":[{"first_name":"Tobias","last_name":"Beisel","full_name":"Beisel, Tobias"}]},{"date_created":"2019-07-10T12:07:04Z","department":[{"_id":"78"}],"type":"book_editor","citation":{"apa":"Platzner, M., Teich, J., &#38; Wehn, N. (Eds.). (2010). <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH. <a href=\"https://doi.org/10.1007/978-90-481-3485-4\">https://doi.org/10.1007/978-90-481-3485-4</a>","ieee":"M. Platzner, J. Teich, and N. Wehn, Eds., <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH, 2010.","short":"M. Platzner, J. Teich, N. Wehn, eds., Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications, Springer-Verlag GmbH, 2010.","chicago":"Platzner, Marco, Jürgen Teich, and Norbert Wehn, eds. <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH, 2010. <a href=\"https://doi.org/10.1007/978-90-481-3485-4\">https://doi.org/10.1007/978-90-481-3485-4</a>.","mla":"Platzner, Marco, et al., editors. <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH, 2010, doi:<a href=\"https://doi.org/10.1007/978-90-481-3485-4\">10.1007/978-90-481-3485-4</a>.","ama":"Platzner M, Teich J, Wehn N, eds. <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH; 2010. doi:<a href=\"https://doi.org/10.1007/978-90-481-3485-4\">10.1007/978-90-481-3485-4</a>","bibtex":"@book{Platzner_Teich_Wehn_2010, title={Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications}, DOI={<a href=\"https://doi.org/10.1007/978-90-481-3485-4\">10.1007/978-90-481-3485-4</a>}, publisher={Springer-Verlag GmbH}, year={2010} }"},"_id":"10763","publisher":"Springer-Verlag GmbH","language":[{"iso":"eng"}],"editor":[{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"first_name":"Jürgen","last_name":"Teich","full_name":"Teich, Jürgen"},{"last_name":"Wehn","first_name":"Norbert","full_name":"Wehn, Norbert"}],"user_id":"3118","doi":"10.1007/978-90-481-3485-4","publication_identifier":{"isbn":["9048134846"]},"year":"2010","title":"Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications","status":"public","date_updated":"2022-01-06T06:50:50Z"},{"type":"conference","department":[{"_id":"78"}],"date_created":"2019-07-10T12:10:19Z","extern":"1","publication":"Computer Design (ICCD), 2010 IEEE International Conference on","citation":{"ieee":"M. Khatir, H. Ghasemzadeh Mohammadi, and A. Ejlali, “Sub-threshold charge recovery circuits,” in <i>Computer Design (ICCD), 2010 IEEE International Conference on</i>, 2010, pp. 138–144.","apa":"Khatir, M., Ghasemzadeh Mohammadi, H., &#38; Ejlali, A. (2010). Sub-threshold charge recovery circuits. In <i>Computer Design (ICCD), 2010 IEEE International Conference on</i> (pp. 138–144). IEEE. <a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">https://doi.org/10.1109/ICCD.2010.5647815</a>","short":"M. Khatir, H. Ghasemzadeh Mohammadi, A. Ejlali, in: Computer Design (ICCD), 2010 IEEE International Conference On, IEEE, 2010, pp. 138–144.","chicago":"Khatir, Mehrdad, Hassan Ghasemzadeh Mohammadi, and Alireza Ejlali. “Sub-Threshold Charge Recovery Circuits.” In <i>Computer Design (ICCD), 2010 IEEE International Conference On</i>, 138–44. IEEE, 2010. <a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">https://doi.org/10.1109/ICCD.2010.5647815</a>.","mla":"Khatir, Mehrdad, et al. “Sub-Threshold Charge Recovery Circuits.” <i>Computer Design (ICCD), 2010 IEEE International Conference On</i>, IEEE, 2010, pp. 138–44, doi:<a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">10.1109/ICCD.2010.5647815</a>.","bibtex":"@inproceedings{Khatir_Ghasemzadeh Mohammadi_Ejlali_2010, title={Sub-threshold charge recovery circuits}, DOI={<a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">10.1109/ICCD.2010.5647815</a>}, booktitle={Computer Design (ICCD), 2010 IEEE International Conference on}, publisher={IEEE}, author={Khatir, Mehrdad and Ghasemzadeh Mohammadi, Hassan and Ejlali, Alireza}, year={2010}, pages={138–144} }","ama":"Khatir M, Ghasemzadeh Mohammadi H, Ejlali A. Sub-threshold charge recovery circuits. In: <i>Computer Design (ICCD), 2010 IEEE International Conference On</i>. IEEE; 2010:138-144. doi:<a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">10.1109/ICCD.2010.5647815</a>"},"doi":"10.1109/ICCD.2010.5647815","user_id":"3118","page":"138-144","_id":"10776","publisher":"IEEE","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:50:50Z","year":"2010","title":"Sub-threshold charge recovery circuits","status":"public","author":[{"first_name":"Mehrdad","last_name":"Khatir","full_name":"Khatir, Mehrdad"},{"id":"61186","first_name":"Hassan","last_name":"Ghasemzadeh Mohammadi","full_name":"Ghasemzadeh Mohammadi, Hassan"},{"first_name":"Alireza","last_name":"Ejlali","full_name":"Ejlali, Alireza"}]},{"type":"conference","department":[{"_id":"78"}],"date_created":"2019-10-04T22:31:38Z","publication":"Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)","citation":{"ieee":"H. Giefers and M. Platzner, “A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier,” in <i>Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)</i>, 2010.","apa":"Giefers, H., &#38; Platzner, M. (2010). A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier. In <i>Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE.","chicago":"Giefers, Heiner, and Marco Platzner. “A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier.” In <i>Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE, 2010.","short":"H. Giefers, M. Platzner, in: Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL), IEEE, 2010.","mla":"Giefers, Heiner, and Marco Platzner. “A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier.” <i>Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)</i>, IEEE, 2010.","bibtex":"@inproceedings{Giefers_Platzner_2010, title={A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier}, booktitle={Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)}, publisher={IEEE}, author={Giefers, Heiner and Platzner, Marco}, year={2010} }","ama":"Giefers H, Platzner M. A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier. In: <i>Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE; 2010."},"user_id":"398","_id":"13640","language":[{"iso":"eng"}],"publisher":"IEEE","date_updated":"2022-01-06T06:51:40Z","year":"2010","status":"public","title":"A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier","author":[{"first_name":"Heiner","last_name":"Giefers","full_name":"Giefers, Heiner"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"}]},{"date_updated":"2022-01-06T06:51:40Z","year":"2010","title":"Engineering Self-Coordinating Software Intensive Systems","status":"public","author":[{"full_name":"Schäfer, Wilhelm","first_name":"Wilhelm","last_name":"Schäfer"},{"last_name":"Birattari","first_name":"Mauro","full_name":"Birattari, Mauro"},{"full_name":"Blömer, Johannes","first_name":"Johannes","last_name":"Blömer"},{"full_name":"Dorigo, Marco","last_name":"Dorigo","first_name":"Marco"},{"full_name":"Engels, Gregor","first_name":"Gregor","last_name":"Engels"},{"full_name":"O'Grady, Rehan","last_name":"O'Grady","first_name":"Rehan"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"last_name":"Rammig","first_name":"Franz-Josef","full_name":"Rammig, Franz-Josef"},{"first_name":"Wolfgang ","last_name":"Reif","full_name":"Reif, Wolfgang "},{"full_name":"Trächtler, Ansgar","first_name":"Ansgar","last_name":"Trächtler"}],"user_id":"398","page":"321-324","language":[{"iso":"eng"}],"_id":"13641","publication":"Proceedings of the Foundations of Software Engineering (FSE) and NITR & D/SPD Working Conference on the Future of Software Engineering Research (FoSER)","citation":{"ieee":"W. Schäfer <i>et al.</i>, “Engineering Self-Coordinating Software Intensive Systems,” in <i>Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)</i>, 2010, pp. 321–324.","apa":"Schäfer, W., Birattari, M., Blömer, J., Dorigo, M., Engels, G., O’Grady, R., … Trächtler, A. (2010). Engineering Self-Coordinating Software Intensive Systems. In <i>Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)</i> (pp. 321–324).","chicago":"Schäfer, Wilhelm, Mauro Birattari, Johannes Blömer, Marco Dorigo, Gregor Engels, Rehan O’Grady, Marco Platzner, Franz-Josef Rammig, Wolfgang  Reif, and Ansgar Trächtler. “Engineering Self-Coordinating Software Intensive Systems.” In <i>Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)</i>, 321–24, 2010.","short":"W. Schäfer, M. Birattari, J. Blömer, M. Dorigo, G. Engels, R. O’Grady, M. Platzner, F.-J. Rammig, W. Reif, A. Trächtler, in: Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER), 2010, pp. 321–324.","mla":"Schäfer, Wilhelm, et al. “Engineering Self-Coordinating Software Intensive Systems.” <i>Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)</i>, 2010, pp. 321–24.","bibtex":"@inproceedings{Schäfer_Birattari_Blömer_Dorigo_Engels_O’Grady_Platzner_Rammig_Reif_Trächtler_2010, title={Engineering Self-Coordinating Software Intensive Systems}, booktitle={Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)}, author={Schäfer, Wilhelm and Birattari, Mauro and Blömer, Johannes and Dorigo, Marco and Engels, Gregor and O’Grady, Rehan and Platzner, Marco and Rammig, Franz-Josef and Reif, Wolfgang  and Trächtler, Ansgar}, year={2010}, pages={321–324} }","ama":"Schäfer W, Birattari M, Blömer J, et al. Engineering Self-Coordinating Software Intensive Systems. In: <i>Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)</i>. ; 2010:321-324."},"type":"conference","department":[{"_id":"78"}],"date_created":"2019-10-04T22:35:54Z"},{"citation":{"short":"H. Giefers, M. Platzner, in: Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010.","chicago":"Giefers, Heiner, and Marco Platzner. “A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics.” In <i>Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press, 2010.","ieee":"H. Giefers and M. Platzner, “A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics,” in <i>Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2010.","apa":"Giefers, H., &#38; Platzner, M. (2010). A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics. In <i>Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press.","bibtex":"@inproceedings{Giefers_Platzner_2010, title={A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics}, booktitle={Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Giefers, Heiner and Platzner, Marco}, year={2010} }","ama":"Giefers H, Platzner M. A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics. In: <i>Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2010.","mla":"Giefers, Heiner, and Marco Platzner. “A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics.” <i>Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2010."},"publication":"Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)","department":[{"_id":"78"}],"type":"conference","date_created":"2019-10-04T22:37:54Z","date_updated":"2022-01-06T06:51:40Z","author":[{"full_name":"Giefers, Heiner","last_name":"Giefers","first_name":"Heiner"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"}],"status":"public","title":"A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics","year":"2010","user_id":"398","_id":"13642","language":[{"iso":"eng"}],"publisher":"CSREA Press"},{"date_updated":"2023-09-26T13:48:32Z","status":"public","title":"Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware","year":"2010","author":[{"last_name":"Lübbers","first_name":"Enno","full_name":"Lübbers, Enno"},{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"},{"full_name":"Plessl, Christian","orcid":"0000-0001-5728-9982","first_name":"Christian","last_name":"Plessl","id":"16153"},{"full_name":"Keller, Ariane","last_name":"Keller","first_name":"Ariane"},{"first_name":"Bernhard","last_name":"Plattner","full_name":"Plattner, Bernhard"}],"publication_identifier":{"isbn":["1-60132-140-6"]},"user_id":"15278","page":"225-231","language":[{"iso":"eng"}],"_id":"2223","publisher":"CSREA Press","quality_controlled":"1","publication":"Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)","citation":{"apa":"Lübbers, E., Platzner, M., Plessl, C., Keller, A., &#38; Plattner, B. (2010). Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware. <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 225–231.","ieee":"E. Lübbers, M. Platzner, C. Plessl, A. Keller, and B. Plattner, “Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware,” in <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2010, pp. 225–231.","chicago":"Lübbers, Enno, Marco Platzner, Christian Plessl, Ariane Keller, and Bernhard Plattner. “Towards Adaptive Networking for Embedded Devices Based on Reconfigurable Hardware.” In <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 225–31. CSREA Press, 2010.","short":"E. Lübbers, M. Platzner, C. Plessl, A. Keller, B. Plattner, in: Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010, pp. 225–231.","mla":"Lübbers, Enno, et al. “Towards Adaptive Networking for Embedded Devices Based on Reconfigurable Hardware.” <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2010, pp. 225–31.","ama":"Lübbers E, Platzner M, Plessl C, Keller A, Plattner B. Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware. In: <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2010:225-231.","bibtex":"@inproceedings{Lübbers_Platzner_Plessl_Keller_Plattner_2010, title={Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware}, booktitle={Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Lübbers, Enno and Platzner, Marco and Plessl, Christian and Keller, Ariane and Plattner, Bernhard}, year={2010}, pages={225–231} }"},"type":"conference","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"date_created":"2018-04-05T16:27:13Z"},{"quality_controlled":"1","citation":{"bibtex":"@inproceedings{Grad_Plessl_2010, place={Los Alamitos, CA, USA}, title={Pruning the Design Space for Just-In-Time Processor Customization}, DOI={<a href=\"https://doi.org/10.1109/ReConFig.2010.19\">10.1109/ReConFig.2010.19</a>}, booktitle={Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)}, publisher={IEEE Computer Society}, author={Grad, Mariusz and Plessl, Christian}, year={2010}, pages={67–72} }","ama":"Grad M, Plessl C. Pruning the Design Space for Just-In-Time Processor Customization. In: <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>. IEEE Computer Society; 2010:67-72. doi:<a href=\"https://doi.org/10.1109/ReConFig.2010.19\">10.1109/ReConFig.2010.19</a>","mla":"Grad, Mariusz, and Christian Plessl. “Pruning the Design Space for Just-In-Time Processor Customization.” <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, IEEE Computer Society, 2010, pp. 67–72, doi:<a href=\"https://doi.org/10.1109/ReConFig.2010.19\">10.1109/ReConFig.2010.19</a>.","short":"M. Grad, C. Plessl, in: Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig), IEEE Computer Society, Los Alamitos, CA, USA, 2010, pp. 67–72.","chicago":"Grad, Mariusz, and Christian Plessl. “Pruning the Design Space for Just-In-Time Processor Customization.” In <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, 67–72. Los Alamitos, CA, USA: IEEE Computer Society, 2010. <a href=\"https://doi.org/10.1109/ReConFig.2010.19\">https://doi.org/10.1109/ReConFig.2010.19</a>.","ieee":"M. Grad and C. Plessl, “Pruning the Design Space for Just-In-Time Processor Customization,” in <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, 2010, pp. 67–72, doi: <a href=\"https://doi.org/10.1109/ReConFig.2010.19\">10.1109/ReConFig.2010.19</a>.","apa":"Grad, M., &#38; Plessl, C. (2010). Pruning the Design Space for Just-In-Time Processor Customization. <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, 67–72. <a href=\"https://doi.org/10.1109/ReConFig.2010.19\">https://doi.org/10.1109/ReConFig.2010.19</a>"},"publication":"Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"type":"conference","date_created":"2018-04-05T14:48:51Z","place":"Los Alamitos, CA, USA","date_updated":"2023-09-26T13:47:11Z","author":[{"full_name":"Grad, Mariusz","first_name":"Mariusz","last_name":"Grad"},{"id":"16153","last_name":"Plessl","orcid":"0000-0001-5728-9982","first_name":"Christian","full_name":"Plessl, Christian"}],"status":"public","year":"2010","title":"Pruning the Design Space for Just-In-Time Processor Customization","user_id":"15278","doi":"10.1109/ReConFig.2010.19","_id":"2216","publisher":"IEEE Computer Society","language":[{"iso":"eng"}],"page":"67-72"},{"date_created":"2018-04-05T16:28:38Z","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"type":"conference","citation":{"apa":"Grad, M., &#38; Plessl, C. (2010). An Open Source Circuit Library with Benchmarking Facilities. <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 144–150.","ieee":"M. Grad and C. Plessl, “An Open Source Circuit Library with Benchmarking Facilities,” in <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2010, pp. 144–150.","chicago":"Grad, Mariusz, and Christian Plessl. “An Open Source Circuit Library with Benchmarking Facilities.” In <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 144–50. CSREA Press, 2010.","short":"M. Grad, C. Plessl, in: Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010, pp. 144–150.","mla":"Grad, Mariusz, and Christian Plessl. “An Open Source Circuit Library with Benchmarking Facilities.” <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2010, pp. 144–50.","ama":"Grad M, Plessl C. An Open Source Circuit Library with Benchmarking Facilities. In: <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2010:144-150.","bibtex":"@inproceedings{Grad_Plessl_2010, title={An Open Source Circuit Library with Benchmarking Facilities}, booktitle={Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Grad, Mariusz and Plessl, Christian}, year={2010}, pages={144–150} }"},"publication":"Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)","quality_controlled":"1","_id":"2224","language":[{"iso":"eng"}],"publisher":"CSREA Press","page":"144-150","user_id":"15278","author":[{"full_name":"Grad, Mariusz","first_name":"Mariusz","last_name":"Grad"},{"orcid":"0000-0001-5728-9982","last_name":"Plessl","first_name":"Christian","full_name":"Plessl, Christian","id":"16153"}],"publication_identifier":{"isbn":["1-60132-140-6"]},"year":"2010","status":"public","title":"An Open Source Circuit Library with Benchmarking Facilities","date_updated":"2023-09-26T13:48:59Z"},{"quality_controlled":"1","publication":"Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)","citation":{"chicago":"Andrews, David, and Christian Plessl. “Configurable Processor Architectures: History and Trends.” In <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 165. CSREA Press, 2010.","short":"D. Andrews, C. Plessl, in: Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010, p. 165.","ama":"Andrews D, Plessl C. Configurable Processor Architectures: History and Trends. In: <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2010:165.","bibtex":"@inproceedings{Andrews_Plessl_2010, title={Configurable Processor Architectures: History and Trends}, booktitle={Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Andrews, David and Plessl, Christian}, year={2010}, pages={165} }","apa":"Andrews, D., &#38; Plessl, C. (2010). Configurable Processor Architectures: History and Trends. <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 165.","mla":"Andrews, David, and Christian Plessl. “Configurable Processor Architectures: History and Trends.” <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2010, p. 165.","ieee":"D. Andrews and C. Plessl, “Configurable Processor Architectures: History and Trends,” in <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2010, p. 165."},"type":"conference","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"date_created":"2018-04-05T14:57:07Z","date_updated":"2023-09-26T13:47:33Z","title":"Configurable Processor Architectures: History and Trends","status":"public","year":"2010","publication_identifier":{"isbn":["1-60132-140-6"]},"author":[{"first_name":"David","last_name":"Andrews","full_name":"Andrews, David"},{"id":"16153","orcid":"0000-0001-5728-9982","last_name":"Plessl","first_name":"Christian","full_name":"Plessl, Christian"}],"user_id":"15278","page":"165","language":[{"iso":"eng"}],"_id":"2220","publisher":"CSREA Press"}]