[{"date_updated":"2022-01-06T06:50:50Z","author":[{"id":"3118","first_name":"Tobias","last_name":"Wiersema","full_name":"Wiersema, Tobias"}],"status":"public","year":"2010","title":"Scheduling Support for Heterogeneous Hardware Accelerators under Linux","user_id":"3118","publisher":"Paderborn University","_id":"10752","language":[{"iso":"eng"}],"supervisor":[{"last_name":"Beisel","first_name":"Tobias","full_name":"Beisel, Tobias"}],"citation":{"ieee":"T. Wiersema, <i>Scheduling Support for Heterogeneous Hardware Accelerators under Linux</i>. Paderborn University, 2010.","apa":"Wiersema, T. (2010). <i>Scheduling Support for Heterogeneous Hardware Accelerators under Linux</i>. Paderborn University.","short":"T. Wiersema, Scheduling Support for Heterogeneous Hardware Accelerators under Linux, Paderborn University, 2010.","chicago":"Wiersema, Tobias. <i>Scheduling Support for Heterogeneous Hardware Accelerators under Linux</i>. Paderborn University, 2010.","mla":"Wiersema, Tobias. <i>Scheduling Support for Heterogeneous Hardware Accelerators under Linux</i>. Paderborn University, 2010.","bibtex":"@book{Wiersema_2010, title={Scheduling Support for Heterogeneous Hardware Accelerators under Linux}, publisher={Paderborn University}, author={Wiersema, Tobias}, year={2010} }","ama":"Wiersema T. <i>Scheduling Support for Heterogeneous Hardware Accelerators under Linux</i>. Paderborn University; 2010."},"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2019-07-10T12:03:02Z"},{"date_updated":"2022-01-06T06:50:50Z","status":"public","title":"Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications","year":"2010","publication_identifier":{"isbn":["9048134846"]},"doi":"10.1007/978-90-481-3485-4","user_id":"3118","editor":[{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"},{"last_name":"Teich","first_name":"Jürgen","full_name":"Teich, Jürgen"},{"last_name":"Wehn","first_name":"Norbert","full_name":"Wehn, Norbert"}],"_id":"10763","language":[{"iso":"eng"}],"publisher":"Springer-Verlag GmbH","citation":{"chicago":"Platzner, Marco, Jürgen Teich, and Norbert Wehn, eds. <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH, 2010. <a href=\"https://doi.org/10.1007/978-90-481-3485-4\">https://doi.org/10.1007/978-90-481-3485-4</a>.","short":"M. Platzner, J. Teich, N. Wehn, eds., Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications, Springer-Verlag GmbH, 2010.","ieee":"M. Platzner, J. Teich, and N. Wehn, Eds., <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH, 2010.","apa":"Platzner, M., Teich, J., &#38; Wehn, N. (Eds.). (2010). <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH. <a href=\"https://doi.org/10.1007/978-90-481-3485-4\">https://doi.org/10.1007/978-90-481-3485-4</a>","bibtex":"@book{Platzner_Teich_Wehn_2010, title={Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications}, DOI={<a href=\"https://doi.org/10.1007/978-90-481-3485-4\">10.1007/978-90-481-3485-4</a>}, publisher={Springer-Verlag GmbH}, year={2010} }","ama":"Platzner M, Teich J, Wehn N, eds. <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH; 2010. doi:<a href=\"https://doi.org/10.1007/978-90-481-3485-4\">10.1007/978-90-481-3485-4</a>","mla":"Platzner, Marco, et al., editors. <i>Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications</i>. Springer-Verlag GmbH, 2010, doi:<a href=\"https://doi.org/10.1007/978-90-481-3485-4\">10.1007/978-90-481-3485-4</a>."},"type":"book_editor","department":[{"_id":"78"}],"date_created":"2019-07-10T12:07:04Z"},{"date_updated":"2022-01-06T06:50:50Z","year":"2010","status":"public","title":"Sub-threshold charge recovery circuits","author":[{"last_name":"Khatir","first_name":"Mehrdad","full_name":"Khatir, Mehrdad"},{"id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi","first_name":"Hassan"},{"full_name":"Ejlali, Alireza","first_name":"Alireza","last_name":"Ejlali"}],"doi":"10.1109/ICCD.2010.5647815","user_id":"3118","page":"138-144","publisher":"IEEE","_id":"10776","language":[{"iso":"eng"}],"extern":"1","publication":"Computer Design (ICCD), 2010 IEEE International Conference on","citation":{"ieee":"M. Khatir, H. Ghasemzadeh Mohammadi, and A. Ejlali, “Sub-threshold charge recovery circuits,” in <i>Computer Design (ICCD), 2010 IEEE International Conference on</i>, 2010, pp. 138–144.","apa":"Khatir, M., Ghasemzadeh Mohammadi, H., &#38; Ejlali, A. (2010). Sub-threshold charge recovery circuits. In <i>Computer Design (ICCD), 2010 IEEE International Conference on</i> (pp. 138–144). IEEE. <a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">https://doi.org/10.1109/ICCD.2010.5647815</a>","short":"M. Khatir, H. Ghasemzadeh Mohammadi, A. Ejlali, in: Computer Design (ICCD), 2010 IEEE International Conference On, IEEE, 2010, pp. 138–144.","chicago":"Khatir, Mehrdad, Hassan Ghasemzadeh Mohammadi, and Alireza Ejlali. “Sub-Threshold Charge Recovery Circuits.” In <i>Computer Design (ICCD), 2010 IEEE International Conference On</i>, 138–44. IEEE, 2010. <a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">https://doi.org/10.1109/ICCD.2010.5647815</a>.","mla":"Khatir, Mehrdad, et al. “Sub-Threshold Charge Recovery Circuits.” <i>Computer Design (ICCD), 2010 IEEE International Conference On</i>, IEEE, 2010, pp. 138–44, doi:<a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">10.1109/ICCD.2010.5647815</a>.","bibtex":"@inproceedings{Khatir_Ghasemzadeh Mohammadi_Ejlali_2010, title={Sub-threshold charge recovery circuits}, DOI={<a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">10.1109/ICCD.2010.5647815</a>}, booktitle={Computer Design (ICCD), 2010 IEEE International Conference on}, publisher={IEEE}, author={Khatir, Mehrdad and Ghasemzadeh Mohammadi, Hassan and Ejlali, Alireza}, year={2010}, pages={138–144} }","ama":"Khatir M, Ghasemzadeh Mohammadi H, Ejlali A. Sub-threshold charge recovery circuits. In: <i>Computer Design (ICCD), 2010 IEEE International Conference On</i>. IEEE; 2010:138-144. doi:<a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">10.1109/ICCD.2010.5647815</a>"},"type":"conference","department":[{"_id":"78"}],"date_created":"2019-07-10T12:10:19Z"},{"department":[{"_id":"78"}],"type":"conference","date_created":"2019-10-04T22:31:38Z","citation":{"mla":"Giefers, Heiner, and Marco Platzner. “A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier.” <i>Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)</i>, IEEE, 2010.","ama":"Giefers H, Platzner M. A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier. In: <i>Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE; 2010.","bibtex":"@inproceedings{Giefers_Platzner_2010, title={A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier}, booktitle={Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)}, publisher={IEEE}, author={Giefers, Heiner and Platzner, Marco}, year={2010} }","apa":"Giefers, H., &#38; Platzner, M. (2010). A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier. In <i>Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE.","ieee":"H. Giefers and M. Platzner, “A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier,” in <i>Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)</i>, 2010.","short":"H. Giefers, M. Platzner, in: Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL), IEEE, 2010.","chicago":"Giefers, Heiner, and Marco Platzner. “A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier.” In <i>Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE, 2010."},"publication":"Proceedings of the 20th International Conference on Field Programmable Logic and Applications (FPL)","user_id":"398","publisher":"IEEE","_id":"13640","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:51:40Z","author":[{"first_name":"Heiner","last_name":"Giefers","full_name":"Giefers, Heiner"},{"id":"398","full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner"}],"status":"public","year":"2010","title":"A Triple Hybrid Interconnect for Many-Cores: Reconfigurable Mesh, NoC and Barrier"},{"_id":"13641","language":[{"iso":"eng"}],"page":"321-324","user_id":"398","author":[{"last_name":"Schäfer","first_name":"Wilhelm","full_name":"Schäfer, Wilhelm"},{"full_name":"Birattari, Mauro","last_name":"Birattari","first_name":"Mauro"},{"last_name":"Blömer","first_name":"Johannes","full_name":"Blömer, Johannes"},{"full_name":"Dorigo, Marco","first_name":"Marco","last_name":"Dorigo"},{"full_name":"Engels, Gregor","first_name":"Gregor","last_name":"Engels"},{"full_name":"O'Grady, Rehan","first_name":"Rehan","last_name":"O'Grady"},{"id":"398","first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco"},{"first_name":"Franz-Josef","last_name":"Rammig","full_name":"Rammig, Franz-Josef"},{"full_name":"Reif, Wolfgang ","last_name":"Reif","first_name":"Wolfgang "},{"last_name":"Trächtler","first_name":"Ansgar","full_name":"Trächtler, Ansgar"}],"title":"Engineering Self-Coordinating Software Intensive Systems","status":"public","year":"2010","date_updated":"2022-01-06T06:51:40Z","date_created":"2019-10-04T22:35:54Z","department":[{"_id":"78"}],"type":"conference","citation":{"apa":"Schäfer, W., Birattari, M., Blömer, J., Dorigo, M., Engels, G., O’Grady, R., … Trächtler, A. (2010). Engineering Self-Coordinating Software Intensive Systems. In <i>Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)</i> (pp. 321–324).","ieee":"W. Schäfer <i>et al.</i>, “Engineering Self-Coordinating Software Intensive Systems,” in <i>Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)</i>, 2010, pp. 321–324.","short":"W. Schäfer, M. Birattari, J. Blömer, M. Dorigo, G. Engels, R. O’Grady, M. Platzner, F.-J. Rammig, W. Reif, A. Trächtler, in: Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER), 2010, pp. 321–324.","chicago":"Schäfer, Wilhelm, Mauro Birattari, Johannes Blömer, Marco Dorigo, Gregor Engels, Rehan O’Grady, Marco Platzner, Franz-Josef Rammig, Wolfgang  Reif, and Ansgar Trächtler. “Engineering Self-Coordinating Software Intensive Systems.” In <i>Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)</i>, 321–24, 2010.","mla":"Schäfer, Wilhelm, et al. “Engineering Self-Coordinating Software Intensive Systems.” <i>Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)</i>, 2010, pp. 321–24.","ama":"Schäfer W, Birattari M, Blömer J, et al. Engineering Self-Coordinating Software Intensive Systems. In: <i>Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)</i>. ; 2010:321-324.","bibtex":"@inproceedings{Schäfer_Birattari_Blömer_Dorigo_Engels_O’Grady_Platzner_Rammig_Reif_Trächtler_2010, title={Engineering Self-Coordinating Software Intensive Systems}, booktitle={Proceedings of the Foundations of Software Engineering (FSE) and NITR &#38; D/SPD Working Conference on the Future of Software Engineering Research (FoSER)}, author={Schäfer, Wilhelm and Birattari, Mauro and Blömer, Johannes and Dorigo, Marco and Engels, Gregor and O’Grady, Rehan and Platzner, Marco and Rammig, Franz-Josef and Reif, Wolfgang  and Trächtler, Ansgar}, year={2010}, pages={321–324} }"},"publication":"Proceedings of the Foundations of Software Engineering (FSE) and NITR & D/SPD Working Conference on the Future of Software Engineering Research (FoSER)"},{"citation":{"chicago":"Giefers, Heiner, and Marco Platzner. “A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics.” In <i>Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press, 2010.","short":"H. Giefers, M. Platzner, in: Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010.","apa":"Giefers, H., &#38; Platzner, M. (2010). A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics. In <i>Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press.","ieee":"H. Giefers and M. Platzner, “A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics,” in <i>Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2010.","ama":"Giefers H, Platzner M. A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics. In: <i>Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2010.","bibtex":"@inproceedings{Giefers_Platzner_2010, title={A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics}, booktitle={Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Giefers, Heiner and Platzner, Marco}, year={2010} }","mla":"Giefers, Heiner, and Marco Platzner. “A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics.” <i>Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2010."},"publication":"Proceedings of the 10th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)","date_created":"2019-10-04T22:37:54Z","department":[{"_id":"78"}],"type":"conference","author":[{"full_name":"Giefers, Heiner","first_name":"Heiner","last_name":"Giefers"},{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"}],"title":"A Self-Reconfigurable Lightweight Interconnect for Scalable Processor Fabrics","status":"public","year":"2010","date_updated":"2022-01-06T06:51:40Z","publisher":"CSREA Press","_id":"13642","language":[{"iso":"eng"}],"user_id":"398"},{"quality_controlled":"1","citation":{"mla":"Lübbers, Enno, et al. “Towards Adaptive Networking for Embedded Devices Based on Reconfigurable Hardware.” <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2010, pp. 225–31.","bibtex":"@inproceedings{Lübbers_Platzner_Plessl_Keller_Plattner_2010, title={Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware}, booktitle={Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Lübbers, Enno and Platzner, Marco and Plessl, Christian and Keller, Ariane and Plattner, Bernhard}, year={2010}, pages={225–231} }","ama":"Lübbers E, Platzner M, Plessl C, Keller A, Plattner B. Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware. In: <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2010:225-231.","ieee":"E. Lübbers, M. Platzner, C. Plessl, A. Keller, and B. Plattner, “Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware,” in <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2010, pp. 225–231.","apa":"Lübbers, E., Platzner, M., Plessl, C., Keller, A., &#38; Plattner, B. (2010). Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware. <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 225–231.","short":"E. Lübbers, M. Platzner, C. Plessl, A. Keller, B. Plattner, in: Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010, pp. 225–231.","chicago":"Lübbers, Enno, Marco Platzner, Christian Plessl, Ariane Keller, and Bernhard Plattner. “Towards Adaptive Networking for Embedded Devices Based on Reconfigurable Hardware.” In <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 225–31. CSREA Press, 2010."},"publication":"Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"type":"conference","date_created":"2018-04-05T16:27:13Z","date_updated":"2023-09-26T13:48:32Z","author":[{"first_name":"Enno","last_name":"Lübbers","full_name":"Lübbers, Enno"},{"id":"398","first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco"},{"last_name":"Plessl","orcid":"0000-0001-5728-9982","first_name":"Christian","full_name":"Plessl, Christian","id":"16153"},{"last_name":"Keller","first_name":"Ariane","full_name":"Keller, Ariane"},{"first_name":"Bernhard","last_name":"Plattner","full_name":"Plattner, Bernhard"}],"publication_identifier":{"isbn":["1-60132-140-6"]},"year":"2010","title":"Towards Adaptive Networking for Embedded Devices based on Reconfigurable Hardware","status":"public","user_id":"15278","_id":"2223","language":[{"iso":"eng"}],"publisher":"CSREA Press","page":"225-231"},{"page":"67-72","_id":"2216","language":[{"iso":"eng"}],"publisher":"IEEE Computer Society","doi":"10.1109/ReConFig.2010.19","user_id":"15278","title":"Pruning the Design Space for Just-In-Time Processor Customization","status":"public","year":"2010","author":[{"last_name":"Grad","first_name":"Mariusz","full_name":"Grad, Mariusz"},{"id":"16153","orcid":"0000-0001-5728-9982","last_name":"Plessl","first_name":"Christian","full_name":"Plessl, Christian"}],"date_updated":"2023-09-26T13:47:11Z","place":"Los Alamitos, CA, USA","date_created":"2018-04-05T14:48:51Z","type":"conference","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"publication":"Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)","citation":{"ieee":"M. Grad and C. Plessl, “Pruning the Design Space for Just-In-Time Processor Customization,” in <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, 2010, pp. 67–72, doi: <a href=\"https://doi.org/10.1109/ReConFig.2010.19\">10.1109/ReConFig.2010.19</a>.","apa":"Grad, M., &#38; Plessl, C. (2010). Pruning the Design Space for Just-In-Time Processor Customization. <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, 67–72. <a href=\"https://doi.org/10.1109/ReConFig.2010.19\">https://doi.org/10.1109/ReConFig.2010.19</a>","chicago":"Grad, Mariusz, and Christian Plessl. “Pruning the Design Space for Just-In-Time Processor Customization.” In <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, 67–72. Los Alamitos, CA, USA: IEEE Computer Society, 2010. <a href=\"https://doi.org/10.1109/ReConFig.2010.19\">https://doi.org/10.1109/ReConFig.2010.19</a>.","short":"M. Grad, C. Plessl, in: Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig), IEEE Computer Society, Los Alamitos, CA, USA, 2010, pp. 67–72.","mla":"Grad, Mariusz, and Christian Plessl. “Pruning the Design Space for Just-In-Time Processor Customization.” <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, IEEE Computer Society, 2010, pp. 67–72, doi:<a href=\"https://doi.org/10.1109/ReConFig.2010.19\">10.1109/ReConFig.2010.19</a>.","bibtex":"@inproceedings{Grad_Plessl_2010, place={Los Alamitos, CA, USA}, title={Pruning the Design Space for Just-In-Time Processor Customization}, DOI={<a href=\"https://doi.org/10.1109/ReConFig.2010.19\">10.1109/ReConFig.2010.19</a>}, booktitle={Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)}, publisher={IEEE Computer Society}, author={Grad, Mariusz and Plessl, Christian}, year={2010}, pages={67–72} }","ama":"Grad M, Plessl C. Pruning the Design Space for Just-In-Time Processor Customization. In: <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>. IEEE Computer Society; 2010:67-72. doi:<a href=\"https://doi.org/10.1109/ReConFig.2010.19\">10.1109/ReConFig.2010.19</a>"},"quality_controlled":"1"},{"author":[{"full_name":"Grad, Mariusz","first_name":"Mariusz","last_name":"Grad"},{"orcid":"0000-0001-5728-9982","first_name":"Christian","last_name":"Plessl","full_name":"Plessl, Christian","id":"16153"}],"publication_identifier":{"isbn":["1-60132-140-6"]},"year":"2010","status":"public","title":"An Open Source Circuit Library with Benchmarking Facilities","date_updated":"2023-09-26T13:48:59Z","language":[{"iso":"eng"}],"_id":"2224","publisher":"CSREA Press","page":"144-150","user_id":"15278","citation":{"mla":"Grad, Mariusz, and Christian Plessl. “An Open Source Circuit Library with Benchmarking Facilities.” <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2010, pp. 144–50.","ama":"Grad M, Plessl C. An Open Source Circuit Library with Benchmarking Facilities. In: <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2010:144-150.","bibtex":"@inproceedings{Grad_Plessl_2010, title={An Open Source Circuit Library with Benchmarking Facilities}, booktitle={Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Grad, Mariusz and Plessl, Christian}, year={2010}, pages={144–150} }","apa":"Grad, M., &#38; Plessl, C. (2010). An Open Source Circuit Library with Benchmarking Facilities. <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 144–150.","ieee":"M. Grad and C. Plessl, “An Open Source Circuit Library with Benchmarking Facilities,” in <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2010, pp. 144–150.","short":"M. Grad, C. Plessl, in: Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010, pp. 144–150.","chicago":"Grad, Mariusz, and Christian Plessl. “An Open Source Circuit Library with Benchmarking Facilities.” In <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 144–50. CSREA Press, 2010."},"publication":"Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)","quality_controlled":"1","date_created":"2018-04-05T16:28:38Z","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"type":"conference"},{"quality_controlled":"1","citation":{"bibtex":"@inproceedings{Andrews_Plessl_2010, title={Configurable Processor Architectures: History and Trends}, booktitle={Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Andrews, David and Plessl, Christian}, year={2010}, pages={165} }","chicago":"Andrews, David, and Christian Plessl. “Configurable Processor Architectures: History and Trends.” In <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 165. CSREA Press, 2010.","ama":"Andrews D, Plessl C. Configurable Processor Architectures: History and Trends. In: <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2010:165.","short":"D. Andrews, C. Plessl, in: Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010, p. 165.","ieee":"D. Andrews and C. Plessl, “Configurable Processor Architectures: History and Trends,” in <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2010, p. 165.","apa":"Andrews, D., &#38; Plessl, C. (2010). Configurable Processor Architectures: History and Trends. <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 165.","mla":"Andrews, David, and Christian Plessl. “Configurable Processor Architectures: History and Trends.” <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2010, p. 165."},"publication":"Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"type":"conference","date_created":"2018-04-05T14:57:07Z","date_updated":"2023-09-26T13:47:33Z","publication_identifier":{"isbn":["1-60132-140-6"]},"author":[{"full_name":"Andrews, David","last_name":"Andrews","first_name":"David"},{"last_name":"Plessl","first_name":"Christian","orcid":"0000-0001-5728-9982","full_name":"Plessl, Christian","id":"16153"}],"status":"public","year":"2010","title":"Configurable Processor Architectures: History and Trends","user_id":"15278","publisher":"CSREA Press","_id":"2220","language":[{"iso":"eng"}],"page":"165"},{"_id":"2222","publisher":"CSREA Press","language":[{"iso":"eng"}],"editor":[{"last_name":"Plaks","first_name":"Toomas P.","full_name":"Plaks, Toomas P."},{"first_name":"David","last_name":"Andrews","full_name":"Andrews, David"},{"full_name":"DeMara, Ronald","last_name":"DeMara","first_name":"Ronald"},{"full_name":"Lam, Herman","first_name":"Herman","last_name":"Lam"},{"full_name":"Lee, Jooheung","first_name":"Jooheung","last_name":"Lee"},{"full_name":"Plessl, Christian","first_name":"Christian","last_name":"Plessl","orcid":"0000-0001-5728-9982","id":"16153"},{"full_name":"Stitt, Greg","last_name":"Stitt","first_name":"Greg"}],"user_id":"15278","publication_identifier":{"isbn":["1-60132-140-6"]},"status":"public","title":"Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)","year":"2010","date_updated":"2023-09-26T13:48:00Z","date_created":"2018-04-05T15:00:49Z","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"type":"conference_editor","citation":{"short":"T.P. Plaks, D. Andrews, R. DeMara, H. Lam, J. Lee, C. Plessl, G. Stitt, eds., Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2010.","chicago":"Plaks, Toomas P., David Andrews, Ronald DeMara, Herman Lam, Jooheung Lee, Christian Plessl, and Greg Stitt, eds. <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press, 2010.","apa":"Plaks, T. P., Andrews, D., DeMara, R., Lam, H., Lee, J., Plessl, C., &#38; Stitt, G. (Eds.). (2010). <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press.","ieee":"T. P. Plaks <i>et al.</i>, Eds., <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press, 2010.","ama":"Plaks TP, Andrews D, DeMara R, et al., eds. <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2010.","bibtex":"@book{Plaks_Andrews_DeMara_Lam_Lee_Plessl_Stitt_2010, title={Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, year={2010} }","mla":"Plaks, Toomas P., et al., editors. <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press, 2010."},"quality_controlled":"1"},{"user_id":"15278","doi":"10.1109/ASAP.2010.5540798","page":"65-72","publisher":"IEEE Computer Society","_id":"2226","language":[{"iso":"eng"}],"date_updated":"2023-09-26T13:49:21Z","status":"public","year":"2010","title":"Using Shared Library Interposing for Transparent Acceleration in Systems with Heterogeneous Hardware Accelerators","author":[{"full_name":"Beisel, Tobias","first_name":"Tobias","last_name":"Beisel"},{"full_name":"Niekamp, Manuel","first_name":"Manuel","last_name":"Niekamp"},{"id":"16153","full_name":"Plessl, Christian","last_name":"Plessl","first_name":"Christian","orcid":"0000-0001-5728-9982"}],"publication_identifier":{"isbn":["978-1-4244-6965-9"]},"type":"conference","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"date_created":"2018-04-05T16:39:34Z","quality_controlled":"1","publication":"Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)","citation":{"bibtex":"@inproceedings{Beisel_Niekamp_Plessl_2010, title={Using Shared Library Interposing for Transparent Acceleration in Systems with Heterogeneous Hardware Accelerators}, DOI={<a href=\"https://doi.org/10.1109/ASAP.2010.5540798\">10.1109/ASAP.2010.5540798</a>}, booktitle={Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)}, publisher={IEEE Computer Society}, author={Beisel, Tobias and Niekamp, Manuel and Plessl, Christian}, year={2010}, pages={65–72} }","chicago":"Beisel, Tobias, Manuel Niekamp, and Christian Plessl. “Using Shared Library Interposing for Transparent Acceleration in Systems with Heterogeneous Hardware Accelerators.” In <i>Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)</i>, 65–72. IEEE Computer Society, 2010. <a href=\"https://doi.org/10.1109/ASAP.2010.5540798\">https://doi.org/10.1109/ASAP.2010.5540798</a>.","ama":"Beisel T, Niekamp M, Plessl C. Using Shared Library Interposing for Transparent Acceleration in Systems with Heterogeneous Hardware Accelerators. In: <i>Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)</i>. IEEE Computer Society; 2010:65-72. doi:<a href=\"https://doi.org/10.1109/ASAP.2010.5540798\">10.1109/ASAP.2010.5540798</a>","short":"T. Beisel, M. Niekamp, C. Plessl, in: Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP), IEEE Computer Society, 2010, pp. 65–72.","ieee":"T. Beisel, M. Niekamp, and C. Plessl, “Using Shared Library Interposing for Transparent Acceleration in Systems with Heterogeneous Hardware Accelerators,” in <i>Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)</i>, 2010, pp. 65–72, doi: <a href=\"https://doi.org/10.1109/ASAP.2010.5540798\">10.1109/ASAP.2010.5540798</a>.","mla":"Beisel, Tobias, et al. “Using Shared Library Interposing for Transparent Acceleration in Systems with Heterogeneous Hardware Accelerators.” <i>Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)</i>, IEEE Computer Society, 2010, pp. 65–72, doi:<a href=\"https://doi.org/10.1109/ASAP.2010.5540798\">10.1109/ASAP.2010.5540798</a>.","apa":"Beisel, T., Niekamp, M., &#38; Plessl, C. (2010). Using Shared Library Interposing for Transparent Acceleration in Systems with Heterogeneous Hardware Accelerators. <i>Proc. Int. Conf. on Application-Specific Systems, Architectures, and Processors (ASAP)</i>, 65–72. <a href=\"https://doi.org/10.1109/ASAP.2010.5540798\">https://doi.org/10.1109/ASAP.2010.5540798</a>"}},{"citation":{"mla":"Keller, Ariane, et al. “Reconfigurable Nodes for Future Networks.” <i>Proc. IEEE Globecom Workshop on Network of the Future (FutureNet)</i>, IEEE, 2010, pp. 372–76, doi:<a href=\"https://doi.org/10.1109/GLOCOMW.2010.5700341\">10.1109/GLOCOMW.2010.5700341</a>.","apa":"Keller, A., Plattner, B., Lübbers, E., Platzner, M., &#38; Plessl, C. (2010). Reconfigurable Nodes for Future Networks. <i>Proc. IEEE Globecom Workshop on Network of the Future (FutureNet)</i>, 372–376. <a href=\"https://doi.org/10.1109/GLOCOMW.2010.5700341\">https://doi.org/10.1109/GLOCOMW.2010.5700341</a>","ieee":"A. Keller, B. Plattner, E. Lübbers, M. Platzner, and C. Plessl, “Reconfigurable Nodes for Future Networks,” in <i>Proc. IEEE Globecom Workshop on Network of the Future (FutureNet)</i>, 2010, pp. 372–376, doi: <a href=\"https://doi.org/10.1109/GLOCOMW.2010.5700341\">10.1109/GLOCOMW.2010.5700341</a>.","short":"A. Keller, B. Plattner, E. Lübbers, M. Platzner, C. Plessl, in: Proc. IEEE Globecom Workshop on Network of the Future (FutureNet), IEEE, 2010, pp. 372–376.","ama":"Keller A, Plattner B, Lübbers E, Platzner M, Plessl C. Reconfigurable Nodes for Future Networks. In: <i>Proc. IEEE Globecom Workshop on Network of the Future (FutureNet)</i>. IEEE; 2010:372-376. doi:<a href=\"https://doi.org/10.1109/GLOCOMW.2010.5700341\">10.1109/GLOCOMW.2010.5700341</a>","chicago":"Keller, Ariane, Bernhard Plattner, Enno Lübbers, Marco Platzner, and Christian Plessl. “Reconfigurable Nodes for Future Networks.” In <i>Proc. IEEE Globecom Workshop on Network of the Future (FutureNet)</i>, 372–76. IEEE, 2010. <a href=\"https://doi.org/10.1109/GLOCOMW.2010.5700341\">https://doi.org/10.1109/GLOCOMW.2010.5700341</a>.","bibtex":"@inproceedings{Keller_Plattner_Lübbers_Platzner_Plessl_2010, title={Reconfigurable Nodes for Future Networks}, DOI={<a href=\"https://doi.org/10.1109/GLOCOMW.2010.5700341\">10.1109/GLOCOMW.2010.5700341</a>}, booktitle={Proc. IEEE Globecom Workshop on Network of the Future (FutureNet)}, publisher={IEEE}, author={Keller, Ariane and Plattner, Bernhard and Lübbers, Enno and Platzner, Marco and Plessl, Christian}, year={2010}, pages={372–376} }"},"publication":"Proc. IEEE Globecom Workshop on Network of the Future (FutureNet)","quality_controlled":"1","date_created":"2018-04-04T09:36:16Z","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"type":"conference","publication_identifier":{"isbn":["978-1-4244-8864-3"]},"author":[{"full_name":"Keller, Ariane","first_name":"Ariane","last_name":"Keller"},{"full_name":"Plattner, Bernhard","first_name":"Bernhard","last_name":"Plattner"},{"first_name":"Enno","last_name":"Lübbers","full_name":"Lübbers, Enno"},{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"},{"id":"16153","first_name":"Christian","orcid":"0000-0001-5728-9982","last_name":"Plessl","full_name":"Plessl, Christian"}],"status":"public","title":"Reconfigurable Nodes for Future Networks","year":"2010","date_updated":"2023-09-26T13:51:00Z","_id":"2206","language":[{"iso":"eng"}],"publisher":"IEEE","page":"372-376","doi":"10.1109/GLOCOMW.2010.5700341","user_id":"15278"},{"department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"type":"conference","date_created":"2018-04-05T16:43:04Z","quality_controlled":"1","citation":{"ama":"Kenter T, Platzner M, Plessl C, Kauschke M. Performance Estimation for the Exploration of CPU-Accelerator Architectures. In: Hammami O, Larrabee S, eds. <i>Proc. Workshop on Architectural Research Prototyping (WARP), International Symposium on Computer Architecture (ISCA)</i>. ; 2010.","bibtex":"@inproceedings{Kenter_Platzner_Plessl_Kauschke_2010, title={Performance Estimation for the Exploration of CPU-Accelerator Architectures}, booktitle={Proc. Workshop on Architectural Research Prototyping (WARP), International Symposium on Computer Architecture (ISCA)}, author={Kenter, Tobias and Platzner, Marco and Plessl, Christian and Kauschke, Michael}, editor={Hammami, Omar and Larrabee, Sandra}, year={2010} }","mla":"Kenter, Tobias, et al. “Performance Estimation for the Exploration of CPU-Accelerator Architectures.” <i>Proc. Workshop on Architectural Research Prototyping (WARP), International Symposium on Computer Architecture (ISCA)</i>, edited by Omar Hammami and Sandra Larrabee, 2010.","chicago":"Kenter, Tobias, Marco Platzner, Christian Plessl, and Michael Kauschke. “Performance Estimation for the Exploration of CPU-Accelerator Architectures.” In <i>Proc. Workshop on Architectural Research Prototyping (WARP), International Symposium on Computer Architecture (ISCA)</i>, edited by Omar Hammami and Sandra Larrabee, 2010.","short":"T. Kenter, M. Platzner, C. Plessl, M. Kauschke, in: O. Hammami, S. Larrabee (Eds.), Proc. Workshop on Architectural Research Prototyping (WARP), International Symposium on Computer Architecture (ISCA), 2010.","apa":"Kenter, T., Platzner, M., Plessl, C., &#38; Kauschke, M. (2010). Performance Estimation for the Exploration of CPU-Accelerator Architectures. In O. Hammami &#38; S. Larrabee (Eds.), <i>Proc. Workshop on Architectural Research Prototyping (WARP), International Symposium on Computer Architecture (ISCA)</i>.","ieee":"T. Kenter, M. Platzner, C. Plessl, and M. Kauschke, “Performance Estimation for the Exploration of CPU-Accelerator Architectures,” in <i>Proc. Workshop on Architectural Research Prototyping (WARP), International Symposium on Computer Architecture (ISCA)</i>, 2010."},"publication":"Proc. Workshop on Architectural Research Prototyping (WARP), International Symposium on Computer Architecture (ISCA)","editor":[{"full_name":"Hammami, Omar","first_name":"Omar","last_name":"Hammami"},{"full_name":"Larrabee, Sandra","last_name":"Larrabee","first_name":"Sandra"}],"user_id":"15278","language":[{"iso":"eng"}],"_id":"2228","date_updated":"2023-09-26T13:50:04Z","author":[{"full_name":"Kenter, Tobias","last_name":"Kenter","first_name":"Tobias","id":"3145"},{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner","id":"398"},{"id":"16153","full_name":"Plessl, Christian","first_name":"Christian","last_name":"Plessl","orcid":"0000-0001-5728-9982"},{"last_name":"Kauschke","first_name":"Michael","full_name":"Kauschke, Michael"}],"title":"Performance Estimation for the Exploration of CPU-Accelerator Architectures","year":"2010","status":"public"},{"_id":"10639","language":[{"iso":"eng"}],"user_id":"3118","author":[{"last_name":"Boschmann","first_name":"Alexander","full_name":"Boschmann, Alexander"},{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"last_name":"Winkler","first_name":"Michael","full_name":"Winkler, Michael"}],"year":"2009","title":"Towards multi-movement hand prostheses: Combining adaptive classification with high precision sockets","status":"public","date_updated":"2022-01-06T06:50:49Z","date_created":"2019-07-10T11:03:25Z","department":[{"_id":"78"}],"type":"conference","citation":{"bibtex":"@inproceedings{Boschmann_Kaufmann_Platzner_Winkler_2009, title={Towards multi-movement hand prostheses: Combining adaptive classification with high precision sockets}, booktitle={Proc. Technically Assisted Rehabilitation (TAR)}, author={Boschmann, Alexander and Kaufmann, Paul and Platzner, Marco and Winkler, Michael}, year={2009} }","ama":"Boschmann A, Kaufmann P, Platzner M, Winkler M. Towards multi-movement hand prostheses: Combining adaptive classification with high precision sockets. In: <i>Proc. Technically Assisted Rehabilitation (TAR)</i>. ; 2009.","mla":"Boschmann, Alexander, et al. “Towards Multi-Movement Hand Prostheses: Combining Adaptive Classification with High Precision Sockets.” <i>Proc. Technically Assisted Rehabilitation (TAR)</i>, 2009.","chicago":"Boschmann, Alexander, Paul Kaufmann, Marco Platzner, and Michael Winkler. “Towards Multi-Movement Hand Prostheses: Combining Adaptive Classification with High Precision Sockets.” In <i>Proc. Technically Assisted Rehabilitation (TAR)</i>, 2009.","short":"A. Boschmann, P. Kaufmann, M. Platzner, M. Winkler, in: Proc. Technically Assisted Rehabilitation (TAR), 2009.","ieee":"A. Boschmann, P. Kaufmann, M. Platzner, and M. Winkler, “Towards multi-movement hand prostheses: Combining adaptive classification with high precision sockets,” in <i>Proc. Technically Assisted Rehabilitation (TAR)</i>, 2009.","apa":"Boschmann, A., Kaufmann, P., Platzner, M., &#38; Winkler, M. (2009). Towards multi-movement hand prostheses: Combining adaptive classification with high precision sockets. In <i>Proc. Technically Assisted Rehabilitation (TAR)</i>."},"publication":"Proc. Technically Assisted Rehabilitation (TAR)"},{"_id":"10702","publisher":"Paderborn University","language":[{"iso":"eng"}],"user_id":"3118","author":[{"full_name":"Kostin, Alexander","last_name":"Kostin","first_name":"Alexander"}],"title":"Evolvable Robot Controller","year":"2009","status":"public","date_updated":"2022-01-06T06:50:50Z","date_created":"2019-07-10T11:38:28Z","department":[{"_id":"78"}],"type":"mastersthesis","supervisor":[{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"}],"citation":{"chicago":"Kostin, Alexander. <i>Evolvable Robot Controller</i>. Paderborn University, 2009.","short":"A. Kostin, Evolvable Robot Controller, Paderborn University, 2009.","ieee":"A. Kostin, <i>Evolvable Robot Controller</i>. Paderborn University, 2009.","apa":"Kostin, A. (2009). <i>Evolvable Robot Controller</i>. Paderborn University.","bibtex":"@book{Kostin_2009, title={Evolvable Robot Controller}, publisher={Paderborn University}, author={Kostin, Alexander}, year={2009} }","ama":"Kostin A. <i>Evolvable Robot Controller</i>. Paderborn University; 2009.","mla":"Kostin, Alexander. <i>Evolvable Robot Controller</i>. Paderborn University, 2009."}},{"title":"ReconOS: Multithreaded Programming for Reconfigurable Computers","status":"public","year":"2009","author":[{"full_name":"Lübbers, Enno","first_name":"Enno","last_name":"Lübbers"},{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"}],"publication_identifier":{"issn":["1539-9087"]},"date_updated":"2022-01-06T06:50:50Z","intvolume":"         9","page":"8:1-8:33","language":[{"iso":"eng"}],"_id":"10703","user_id":"3118","doi":"10.1145/1596532.1596540","volume":9,"issue":"1","publication":"ACM Transactions on Embedded Computing Systems","citation":{"ieee":"E. Lübbers and M. Platzner, “ReconOS: Multithreaded Programming for Reconfigurable Computers,” <i>ACM Transactions on Embedded Computing Systems</i>, vol. 9, no. 1, pp. 8:1-8:33, 2009.","apa":"Lübbers, E., &#38; Platzner, M. (2009). ReconOS: Multithreaded Programming for Reconfigurable Computers. <i>ACM Transactions on Embedded Computing Systems</i>, <i>9</i>(1), 8:1-8:33. <a href=\"https://doi.org/10.1145/1596532.1596540\">https://doi.org/10.1145/1596532.1596540</a>","short":"E. Lübbers, M. Platzner, ACM Transactions on Embedded Computing Systems 9 (2009) 8:1-8:33.","chicago":"Lübbers, Enno, and Marco Platzner. “ReconOS: Multithreaded Programming for Reconfigurable Computers.” <i>ACM Transactions on Embedded Computing Systems</i> 9, no. 1 (2009): 8:1-8:33. <a href=\"https://doi.org/10.1145/1596532.1596540\">https://doi.org/10.1145/1596532.1596540</a>.","mla":"Lübbers, Enno, and Marco Platzner. “ReconOS: Multithreaded Programming for Reconfigurable Computers.” <i>ACM Transactions on Embedded Computing Systems</i>, vol. 9, no. 1, 2009, pp. 8:1-8:33, doi:<a href=\"https://doi.org/10.1145/1596532.1596540\">10.1145/1596532.1596540</a>.","bibtex":"@article{Lübbers_Platzner_2009, title={ReconOS: Multithreaded Programming for Reconfigurable Computers}, volume={9}, DOI={<a href=\"https://doi.org/10.1145/1596532.1596540\">10.1145/1596532.1596540</a>}, number={1}, journal={ACM Transactions on Embedded Computing Systems}, author={Lübbers, Enno and Platzner, Marco}, year={2009}, pages={8:1-8:33} }","ama":"Lübbers E, Platzner M. ReconOS: Multithreaded Programming for Reconfigurable Computers. <i>ACM Transactions on Embedded Computing Systems</i>. 2009;9(1):8:1-8:33. doi:<a href=\"https://doi.org/10.1145/1596532.1596540\">10.1145/1596532.1596540</a>"},"date_created":"2019-07-10T11:41:17Z","type":"journal_article","keyword":["Reconfigurable computing","multithreading","operating systems"],"department":[{"_id":"78"}]},{"title":"Compiler for a Custom Instruction Set CPU","year":"2009","status":"public","author":[{"full_name":"Tofall, Martin","last_name":"Tofall","first_name":"Martin"}],"date_updated":"2022-01-06T06:50:50Z","_id":"10746","language":[{"iso":"eng"}],"publisher":"Paderborn University","user_id":"3118","citation":{"apa":"Tofall, M. (2009). <i>Compiler for a Custom Instruction Set CPU</i>. Paderborn University.","ieee":"M. Tofall, <i>Compiler for a Custom Instruction Set CPU</i>. Paderborn University, 2009.","chicago":"Tofall, Martin. <i>Compiler for a Custom Instruction Set CPU</i>. Paderborn University, 2009.","short":"M. Tofall, Compiler for a Custom Instruction Set CPU, Paderborn University, 2009.","mla":"Tofall, Martin. <i>Compiler for a Custom Instruction Set CPU</i>. Paderborn University, 2009.","ama":"Tofall M. <i>Compiler for a Custom Instruction Set CPU</i>. Paderborn University; 2009.","bibtex":"@book{Tofall_2009, title={Compiler for a Custom Instruction Set CPU}, publisher={Paderborn University}, author={Tofall, Martin}, year={2009} }"},"date_created":"2019-07-10T12:01:52Z","type":"mastersthesis","department":[{"_id":"78"}]},{"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2019-07-10T12:02:58Z","supervisor":[{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"}],"citation":{"mla":"Warkentin, Alexander. <i>Coarse-Grained CGP Model Using Xilinx Virtex5 DSP48E Functional Units</i>. Paderborn University, 2009.","bibtex":"@book{Warkentin_2009, title={Coarse-grained CGP Model using Xilinx Virtex5 DSP48E Functional Units}, publisher={Paderborn University}, author={Warkentin, Alexander}, year={2009} }","ama":"Warkentin A. <i>Coarse-Grained CGP Model Using Xilinx Virtex5 DSP48E Functional Units</i>. Paderborn University; 2009.","ieee":"A. Warkentin, <i>Coarse-grained CGP Model using Xilinx Virtex5 DSP48E Functional Units</i>. Paderborn University, 2009.","apa":"Warkentin, A. (2009). <i>Coarse-grained CGP Model using Xilinx Virtex5 DSP48E Functional Units</i>. Paderborn University.","short":"A. Warkentin, Coarse-Grained CGP Model Using Xilinx Virtex5 DSP48E Functional Units, Paderborn University, 2009.","chicago":"Warkentin, Alexander. <i>Coarse-Grained CGP Model Using Xilinx Virtex5 DSP48E Functional Units</i>. Paderborn University, 2009."},"user_id":"3118","_id":"10749","language":[{"iso":"eng"}],"publisher":"Paderborn University","date_updated":"2022-01-06T06:50:50Z","author":[{"first_name":"Alexander","last_name":"Warkentin","full_name":"Warkentin, Alexander"}],"title":"Coarse-grained CGP Model using Xilinx Virtex5 DSP48E Functional Units","status":"public","year":"2009"},{"citation":{"mla":"Wildenhain, Benedikt. <i>Implementierung von Kryptographie-Hardwarebeschleunigern Für Das HW/SW-Betriebssystem ReconOS</i>. Paderborn University, 2009.","bibtex":"@book{Wildenhain_2009, title={Implementierung von Kryptographie-Hardwarebeschleunigern für das HW/SW-Betriebssystem ReconOS}, publisher={Paderborn University}, author={Wildenhain, Benedikt}, year={2009} }","ama":"Wildenhain B. <i>Implementierung von Kryptographie-Hardwarebeschleunigern Für Das HW/SW-Betriebssystem ReconOS</i>. Paderborn University; 2009.","ieee":"B. Wildenhain, <i>Implementierung von Kryptographie-Hardwarebeschleunigern für das HW/SW-Betriebssystem ReconOS</i>. Paderborn University, 2009.","apa":"Wildenhain, B. (2009). <i>Implementierung von Kryptographie-Hardwarebeschleunigern für das HW/SW-Betriebssystem ReconOS</i>. Paderborn University.","chicago":"Wildenhain, Benedikt. <i>Implementierung von Kryptographie-Hardwarebeschleunigern Für Das HW/SW-Betriebssystem ReconOS</i>. Paderborn University, 2009.","short":"B. Wildenhain, Implementierung von Kryptographie-Hardwarebeschleunigern Für Das HW/SW-Betriebssystem ReconOS, Paderborn University, 2009."},"type":"bachelorsthesis","department":[{"_id":"78"}],"date_created":"2019-07-10T12:05:17Z","date_updated":"2022-01-06T06:50:50Z","title":"Implementierung von Kryptographie-Hardwarebeschleunigern für das HW/SW-Betriebssystem ReconOS","status":"public","year":"2009","author":[{"first_name":"Benedikt","last_name":"Wildenhain","full_name":"Wildenhain, Benedikt"}],"user_id":"3118","publisher":"Paderborn University","_id":"10753","language":[{"iso":"eng"}]}]