[{"date_updated":"2023-09-26T13:52:32Z","year":"2009","title":"Communication Performance Characterization for Reconfigurable Accelerator Design on the XD1000","status":"public","author":[{"first_name":"Tobias","last_name":"Schumacher","full_name":"Schumacher, Tobias"},{"last_name":"Süß","first_name":"Tim","full_name":"Süß, Tim"},{"last_name":"Plessl","orcid":"0000-0001-5728-9982","first_name":"Christian","full_name":"Plessl, Christian","id":"16153"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"}],"publication_identifier":{"isbn":["978-0-7695-3917-1"]},"user_id":"15278","doi":"10.1109/ReConFig.2009.32","page":"119-124","_id":"2238","publisher":"IEEE Computer Society","language":[{"iso":"eng"}],"quality_controlled":"1","publication":"Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)","citation":{"ama":"Schumacher T, Süß T, Plessl C, Platzner M. Communication Performance Characterization for Reconfigurable Accelerator Design on the XD1000. In: <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>. IEEE Computer Society; 2009:119-124. doi:<a href=\"https://doi.org/10.1109/ReConFig.2009.32\">10.1109/ReConFig.2009.32</a>","bibtex":"@inproceedings{Schumacher_Süß_Plessl_Platzner_2009, place={Los Alamitos, CA, USA}, title={Communication Performance Characterization for Reconfigurable Accelerator Design on the XD1000}, DOI={<a href=\"https://doi.org/10.1109/ReConFig.2009.32\">10.1109/ReConFig.2009.32</a>}, booktitle={Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)}, publisher={IEEE Computer Society}, author={Schumacher, Tobias and Süß, Tim and Plessl, Christian and Platzner, Marco}, year={2009}, pages={119–124} }","mla":"Schumacher, Tobias, et al. “Communication Performance Characterization for Reconfigurable Accelerator Design on the XD1000.” <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, IEEE Computer Society, 2009, pp. 119–24, doi:<a href=\"https://doi.org/10.1109/ReConFig.2009.32\">10.1109/ReConFig.2009.32</a>.","short":"T. Schumacher, T. Süß, C. Plessl, M. Platzner, in: Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig), IEEE Computer Society, Los Alamitos, CA, USA, 2009, pp. 119–124.","chicago":"Schumacher, Tobias, Tim Süß, Christian Plessl, and Marco Platzner. “Communication Performance Characterization for Reconfigurable Accelerator Design on the XD1000.” In <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, 119–24. Los Alamitos, CA, USA: IEEE Computer Society, 2009. <a href=\"https://doi.org/10.1109/ReConFig.2009.32\">https://doi.org/10.1109/ReConFig.2009.32</a>.","apa":"Schumacher, T., Süß, T., Plessl, C., &#38; Platzner, M. (2009). Communication Performance Characterization for Reconfigurable Accelerator Design on the XD1000. <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, 119–124. <a href=\"https://doi.org/10.1109/ReConFig.2009.32\">https://doi.org/10.1109/ReConFig.2009.32</a>","ieee":"T. Schumacher, T. Süß, C. Plessl, and M. Platzner, “Communication Performance Characterization for Reconfigurable Accelerator Design on the XD1000,” in <i>Proc. Int. Conf. on ReConFigurable Computing and FPGAs (ReConFig)</i>, 2009, pp. 119–124, doi: <a href=\"https://doi.org/10.1109/ReConFig.2009.32\">10.1109/ReConFig.2009.32</a>."},"keyword":["IMORC","graphics"],"type":"conference","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"date_created":"2018-04-05T17:11:28Z","place":"Los Alamitos, CA, USA"},{"publication":"Proc. Int. Conf. on Field Programmable Logic and Applications (FPL)","citation":{"bibtex":"@inproceedings{Schumacher_Plessl_Platzner_2009, title={An Accelerator for k-th Nearest Neighbor Thinning Based on the IMORC Infrastructure}, booktitle={Proc. Int. Conf. on Field Programmable Logic and Applications (FPL)}, publisher={IEEE}, author={Schumacher, Tobias and Plessl, Christian and Platzner, Marco}, year={2009}, pages={338–344} }","chicago":"Schumacher, Tobias, Christian Plessl, and Marco Platzner. “An Accelerator for K-Th Nearest Neighbor Thinning Based on the IMORC Infrastructure.” In <i>Proc. Int. Conf. on Field Programmable Logic and Applications (FPL)</i>, 338–44. IEEE, 2009.","ama":"Schumacher T, Plessl C, Platzner M. An Accelerator for k-th Nearest Neighbor Thinning Based on the IMORC Infrastructure. In: <i>Proc. Int. Conf. on Field Programmable Logic and Applications (FPL)</i>. IEEE; 2009:338-344.","short":"T. Schumacher, C. Plessl, M. Platzner, in: Proc. Int. Conf. on Field Programmable Logic and Applications (FPL), IEEE, 2009, pp. 338–344.","ieee":"T. Schumacher, C. Plessl, and M. Platzner, “An Accelerator for k-th Nearest Neighbor Thinning Based on the IMORC Infrastructure,” in <i>Proc. Int. Conf. on Field Programmable Logic and Applications (FPL)</i>, 2009, pp. 338–344.","apa":"Schumacher, T., Plessl, C., &#38; Platzner, M. (2009). An Accelerator for k-th Nearest Neighbor Thinning Based on the IMORC Infrastructure. <i>Proc. Int. Conf. on Field Programmable Logic and Applications (FPL)</i>, 338–344.","mla":"Schumacher, Tobias, et al. “An Accelerator for K-Th Nearest Neighbor Thinning Based on the IMORC Infrastructure.” <i>Proc. Int. Conf. on Field Programmable Logic and Applications (FPL)</i>, IEEE, 2009, pp. 338–44."},"quality_controlled":"1","date_created":"2018-04-06T15:15:47Z","type":"conference","keyword":["IMORC","NOC","KNN","accelerator"],"department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"status":"public","year":"2009","title":"An Accelerator for k-th Nearest Neighbor Thinning Based on the IMORC Infrastructure","author":[{"full_name":"Schumacher, Tobias","last_name":"Schumacher","first_name":"Tobias"},{"first_name":"Christian","last_name":"Plessl","orcid":"0000-0001-5728-9982","full_name":"Plessl, Christian","id":"16153"},{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner","id":"398"}],"publication_identifier":{"isbn":["978-1-4244-3892-1"],"issn":["1946-1488"]},"date_updated":"2023-09-26T13:52:52Z","page":"338-344","publisher":"IEEE","_id":"2261","language":[{"iso":"eng"}],"user_id":"15278"},{"citation":{"short":"M. Grad, C. Plessl, in: Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, USA, 2009, pp. 319–322.","chicago":"Grad, Mariusz, and Christian Plessl. “Woolcano: An Architecture and Tool Flow for Dynamic Instruction Set Extension on Xilinx Virtex-4 FX.” In <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 319–22. USA: CSREA Press, 2009.","ieee":"M. Grad and C. Plessl, “Woolcano: An Architecture and Tool Flow for Dynamic Instruction Set Extension on Xilinx Virtex-4 FX,” in <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2009, pp. 319–322.","apa":"Grad, M., &#38; Plessl, C. (2009). Woolcano: An Architecture and Tool Flow for Dynamic Instruction Set Extension on Xilinx Virtex-4 FX. <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 319–322.","bibtex":"@inproceedings{Grad_Plessl_2009, place={USA}, title={Woolcano: An Architecture and Tool Flow for Dynamic Instruction Set Extension on Xilinx Virtex-4 FX}, booktitle={Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Grad, Mariusz and Plessl, Christian}, year={2009}, pages={319–322} }","ama":"Grad M, Plessl C. Woolcano: An Architecture and Tool Flow for Dynamic Instruction Set Extension on Xilinx Virtex-4 FX. In: <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2009:319-322.","mla":"Grad, Mariusz, and Christian Plessl. “Woolcano: An Architecture and Tool Flow for Dynamic Instruction Set Extension on Xilinx Virtex-4 FX.” <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2009, pp. 319–22."},"publication":"Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)","quality_controlled":"1","abstract":[{"text":"In this paper, we introduce the Woolcano reconfigurable processor architecture. The architecture is based on the Xilinx Virtex-4 FX FPGA and leverages the Auxiliary Processing Unit (APU) as well as the partial reconfiguration capabilities to provide dynamically reconfigurable custom instructions. We also present a hardware tool flow that automatically translates software functions into custom instructions and a software tool flow that creates binaries using these instructions. While previous research on processors with reconfigurable functional units has been performed predominantly with simulation, the Woolcano architecture allows for exploring dynamic instruction set extension with commercially available hardware. Finally, we present a case study demonstrating a custom floating-point instruction generated with our approach, which achieves a 40x speedup over software-emulated floating-point operations and a 21% speedup over the Xilinx hardware floating-point unit. ","lang":"eng"}],"date_created":"2018-04-06T15:19:51Z","place":"USA","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"type":"conference","author":[{"full_name":"Grad, Mariusz","first_name":"Mariusz","last_name":"Grad"},{"id":"16153","full_name":"Plessl, Christian","first_name":"Christian","last_name":"Plessl","orcid":"0000-0001-5728-9982"}],"publication_identifier":{"isbn":["1-60132-101-5"]},"title":"Woolcano: An Architecture and Tool Flow for Dynamic Instruction Set Extension on Xilinx Virtex-4 FX","status":"public","year":"2009","date_updated":"2023-09-26T13:53:30Z","_id":"2263","language":[{"iso":"eng"}],"publisher":"CSREA Press","page":"319-322","user_id":"15278"},{"author":[{"last_name":"Beisel","first_name":"Tobias","full_name":"Beisel, Tobias"},{"last_name":"Lietsch","first_name":"Stefan","full_name":"Lietsch, Stefan"},{"full_name":"Thielemans, Kris","first_name":"Kris","last_name":"Thielemans"}],"status":"public","year":"2008","title":"A method for OSEM PET reconstruction on parallel architectures using STIR","date_updated":"2022-01-06T06:55:57Z","publisher":"IEEE","_id":"2358","page":"4161-4168","doi":"10.1109/NSSMIC.2008.4774198","user_id":"24135","citation":{"apa":"Beisel, T., Lietsch, S., &#38; Thielemans, K. (2008). A method for OSEM PET reconstruction on parallel architectures using STIR. In <i>IEEE Nuclear Science Symposium Conference Record (NSS)</i> (pp. 4161–4168). IEEE. <a href=\"https://doi.org/10.1109/NSSMIC.2008.4774198\">https://doi.org/10.1109/NSSMIC.2008.4774198</a>","ieee":"T. Beisel, S. Lietsch, and K. Thielemans, “A method for OSEM PET reconstruction on parallel architectures using STIR,” in <i>IEEE Nuclear Science Symposium Conference Record (NSS)</i>, 2008, pp. 4161–4168.","short":"T. Beisel, S. Lietsch, K. Thielemans, in: IEEE Nuclear Science Symposium Conference Record (NSS), IEEE, 2008, pp. 4161–4168.","chicago":"Beisel, Tobias, Stefan Lietsch, and Kris Thielemans. “A Method for OSEM PET Reconstruction on Parallel Architectures Using STIR.” In <i>IEEE Nuclear Science Symposium Conference Record (NSS)</i>, 4161–68. IEEE, 2008. <a href=\"https://doi.org/10.1109/NSSMIC.2008.4774198\">https://doi.org/10.1109/NSSMIC.2008.4774198</a>.","mla":"Beisel, Tobias, et al. “A Method for OSEM PET Reconstruction on Parallel Architectures Using STIR.” <i>IEEE Nuclear Science Symposium Conference Record (NSS)</i>, IEEE, 2008, pp. 4161–68, doi:<a href=\"https://doi.org/10.1109/NSSMIC.2008.4774198\">10.1109/NSSMIC.2008.4774198</a>.","ama":"Beisel T, Lietsch S, Thielemans K. A method for OSEM PET reconstruction on parallel architectures using STIR. In: <i>IEEE Nuclear Science Symposium Conference Record (NSS)</i>. IEEE; 2008:4161-4168. doi:<a href=\"https://doi.org/10.1109/NSSMIC.2008.4774198\">10.1109/NSSMIC.2008.4774198</a>","bibtex":"@inproceedings{Beisel_Lietsch_Thielemans_2008, title={A method for OSEM PET reconstruction on parallel architectures using STIR}, DOI={<a href=\"https://doi.org/10.1109/NSSMIC.2008.4774198\">10.1109/NSSMIC.2008.4774198</a>}, booktitle={IEEE Nuclear Science Symposium Conference Record (NSS)}, publisher={IEEE}, author={Beisel, Tobias and Lietsch, Stefan and Thielemans, Kris}, year={2008}, pages={4161–4168} }"},"publication":"IEEE Nuclear Science Symposium Conference Record (NSS)","date_created":"2018-04-17T10:59:40Z","department":[{"_id":"27"},{"_id":"78"}],"type":"conference"},{"department":[{"_id":"27"},{"_id":"78"}],"type":"conference","date_created":"2018-04-17T11:34:35Z","citation":{"apa":"Platzner, M., Döhre, S., Happe, M., Kenter, T., Lorenz, U., Schumacher, T., … Warkentin, A. (2008). The GOmputer: Accelerating GO with FPGAs. In <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i> (pp. 245–251). CSREA Press.","ieee":"M. Platzner <i>et al.</i>, “The GOmputer: Accelerating GO with FPGAs,” in <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2008, pp. 245–251.","chicago":"Platzner, Marco, Sven Döhre, Markus Happe, Tobias Kenter, Ulf Lorenz, Tobias Schumacher, Andre Send, and Alexander Warkentin. “The GOmputer: Accelerating GO with FPGAs.” In <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 245–51. CSREA Press, 2008.","short":"M. Platzner, S. Döhre, M. Happe, T. Kenter, U. Lorenz, T. Schumacher, A. Send, A. Warkentin, in: Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2008, pp. 245–251.","mla":"Platzner, Marco, et al. “The GOmputer: Accelerating GO with FPGAs.” <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2008, pp. 245–51.","ama":"Platzner M, Döhre S, Happe M, et al. The GOmputer: Accelerating GO with FPGAs. In: <i>Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2008:245-251.","bibtex":"@inproceedings{Platzner_Döhre_Happe_Kenter_Lorenz_Schumacher_Send_Warkentin_2008, title={The GOmputer: Accelerating GO with FPGAs}, booktitle={Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Platzner, Marco and Döhre, Sven and Happe, Markus and Kenter, Tobias and Lorenz, Ulf and Schumacher, Tobias and Send, Andre and Warkentin, Alexander}, year={2008}, pages={245–251} }"},"publication":"Proc. Int. Conf. on Engineering of Reconfigurable Systems and Algorithms (ERSA)","user_id":"24135","publisher":"CSREA Press","_id":"2365","page":"245-251","date_updated":"2022-01-06T06:55:58Z","publication_identifier":{"isbn":["1-60132-064-7"]},"author":[{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner","id":"398"},{"first_name":"Sven","last_name":"Döhre","full_name":"Döhre, Sven"},{"full_name":"Happe, Markus","first_name":"Markus","last_name":"Happe"},{"last_name":"Kenter","first_name":"Tobias","full_name":"Kenter, Tobias","id":"3145"},{"full_name":"Lorenz, Ulf","last_name":"Lorenz","first_name":"Ulf"},{"full_name":"Schumacher, Tobias","last_name":"Schumacher","first_name":"Tobias"},{"full_name":"Send, Andre","last_name":"Send","first_name":"Andre"},{"full_name":"Warkentin, Alexander","last_name":"Warkentin","first_name":"Alexander"}],"year":"2008","title":"The GOmputer: Accelerating GO with FPGAs","status":"public"},{"language":[{"iso":"eng"}],"_id":"10628","publisher":"Paderborn University","user_id":"3118","alternative_title":["Effects of Pattern Matching Algorithms on Long-term Electromyography Signals"],"title":"Aufbau und experimentelle Bewertung eines Systems zur Langzeitklassifikation von EMG-Signalen","status":"public","year":"2008","author":[{"first_name":"Alexander","last_name":"Boschmann","full_name":"Boschmann, Alexander"}],"date_updated":"2022-01-06T06:50:48Z","date_created":"2019-07-10T09:40:26Z","type":"bachelorsthesis","department":[{"_id":"78"}],"supervisor":[{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"}],"citation":{"mla":"Boschmann, Alexander. <i>Aufbau Und Experimentelle Bewertung Eines Systems Zur Langzeitklassifikation von EMG-Signalen</i>. Paderborn University, 2008.","ama":"Boschmann A. <i>Aufbau Und Experimentelle Bewertung Eines Systems Zur Langzeitklassifikation von EMG-Signalen</i>. Paderborn University; 2008.","bibtex":"@book{Boschmann_2008, title={Aufbau und experimentelle Bewertung eines Systems zur Langzeitklassifikation von EMG-Signalen}, publisher={Paderborn University}, author={Boschmann, Alexander}, year={2008} }","apa":"Boschmann, A. (2008). <i>Aufbau und experimentelle Bewertung eines Systems zur Langzeitklassifikation von EMG-Signalen</i>. Paderborn University.","ieee":"A. Boschmann, <i>Aufbau und experimentelle Bewertung eines Systems zur Langzeitklassifikation von EMG-Signalen</i>. Paderborn University, 2008.","short":"A. Boschmann, Aufbau Und Experimentelle Bewertung Eines Systems Zur Langzeitklassifikation von EMG-Signalen, Paderborn University, 2008.","chicago":"Boschmann, Alexander. <i>Aufbau Und Experimentelle Bewertung Eines Systems Zur Langzeitklassifikation von EMG-Signalen</i>. Paderborn University, 2008."}},{"date_created":"2019-07-10T11:03:42Z","department":[{"_id":"78"}],"type":"bachelorsthesis","citation":{"ieee":"D. Breitlauch, <i>Selbstoptimierender Cache-Kontroller</i>. Paderborn University, 2008.","apa":"Breitlauch, D. (2008). <i>Selbstoptimierender Cache-Kontroller</i>. Paderborn University.","mla":"Breitlauch, Daniel. <i>Selbstoptimierender Cache-Kontroller</i>. Paderborn University, 2008.","bibtex":"@book{Breitlauch_2008, title={Selbstoptimierender Cache-Kontroller}, publisher={Paderborn University}, author={Breitlauch, Daniel}, year={2008} }","ama":"Breitlauch D. <i>Selbstoptimierender Cache-Kontroller</i>. Paderborn University; 2008.","short":"D. Breitlauch, Selbstoptimierender Cache-Kontroller, Paderborn University, 2008.","chicago":"Breitlauch, Daniel. <i>Selbstoptimierender Cache-Kontroller</i>. Paderborn University, 2008."},"supervisor":[{"full_name":"Kaufmann, Paul","first_name":"Paul","last_name":"Kaufmann"}],"language":[{"iso":"eng"}],"_id":"10641","publisher":"Paderborn University","alternative_title":["Self-optimizing Cache Controller"],"user_id":"3118","author":[{"full_name":"Breitlauch, Daniel","first_name":"Daniel","last_name":"Breitlauch"}],"status":"public","title":"Selbstoptimierender Cache-Kontroller","year":"2008","date_updated":"2022-01-06T06:50:49Z"},{"alternative_title":["Distributed Simulation of mobile Robots using EyeSim"],"user_id":"3118","_id":"10644","language":[{"iso":"eng"}],"publisher":"Paderborn University","date_updated":"2022-01-06T06:50:49Z","author":[{"full_name":"Ceylan, Toni","last_name":"Ceylan","first_name":"Toni"},{"full_name":"Yalcin, Coni","first_name":"Coni","last_name":"Yalcin"}],"year":"2008","title":"Verteilte Simulation von mobilen Robotern mit EyeSim","status":"public","department":[{"_id":"78"}],"type":"bachelorsthesis","date_created":"2019-07-10T11:03:45Z","citation":{"mla":"Ceylan, Toni, and Coni Yalcin. <i>Verteilte Simulation von Mobilen Robotern Mit EyeSim</i>. Paderborn University, 2008.","ama":"Ceylan T, Yalcin C. <i>Verteilte Simulation von Mobilen Robotern Mit EyeSim</i>. Paderborn University; 2008.","bibtex":"@book{Ceylan_Yalcin_2008, title={Verteilte Simulation von mobilen Robotern mit EyeSim}, publisher={Paderborn University}, author={Ceylan, Toni and Yalcin, Coni}, year={2008} }","apa":"Ceylan, T., &#38; Yalcin, C. (2008). <i>Verteilte Simulation von mobilen Robotern mit EyeSim</i>. Paderborn University.","ieee":"T. Ceylan and C. Yalcin, <i>Verteilte Simulation von mobilen Robotern mit EyeSim</i>. Paderborn University, 2008.","chicago":"Ceylan, Toni, and Coni Yalcin. <i>Verteilte Simulation von Mobilen Robotern Mit EyeSim</i>. Paderborn University, 2008.","short":"T. Ceylan, C. Yalcin, Verteilte Simulation von Mobilen Robotern Mit EyeSim, Paderborn University, 2008."},"supervisor":[{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"}]},{"user_id":"3118","_id":"10653","language":[{"iso":"eng"}],"publisher":"IEEE","page":"32-39","date_updated":"2022-01-06T06:50:49Z","author":[{"full_name":"Glette, Kyrre","first_name":"Kyrre","last_name":"Glette"},{"full_name":"Gruber, Thiemo","first_name":"Thiemo","last_name":"Gruber"},{"last_name":"Kaufmann","first_name":"Paul","full_name":"Kaufmann, Paul"},{"full_name":"Torresen, Jim","first_name":"Jim","last_name":"Torresen"},{"last_name":"Sick","first_name":"Bernhard","full_name":"Sick, Bernhard"},{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"}],"title":"Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control","status":"public","year":"2008","department":[{"_id":"78"}],"type":"conference","date_created":"2019-07-10T11:13:13Z","citation":{"short":"K. Glette, T. Gruber, P. Kaufmann, J. Torresen, B. Sick, M. Platzner, in: IEEE Adaptive Hardware and Systems (AHS), IEEE, 2008, pp. 32–39.","chicago":"Glette, Kyrre, Thiemo Gruber, Paul Kaufmann, Jim Torresen, Bernhard Sick, and Marco Platzner. “Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control.” In <i>IEEE Adaptive Hardware and Systems (AHS)</i>, 32–39. IEEE, 2008.","apa":"Glette, K., Gruber, T., Kaufmann, P., Torresen, J., Sick, B., &#38; Platzner, M. (2008). Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control. In <i>IEEE Adaptive Hardware and Systems (AHS)</i> (pp. 32–39). IEEE.","ieee":"K. Glette, T. Gruber, P. Kaufmann, J. Torresen, B. Sick, and M. Platzner, “Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control,” in <i>IEEE Adaptive Hardware and Systems (AHS)</i>, 2008, pp. 32–39.","ama":"Glette K, Gruber T, Kaufmann P, Torresen J, Sick B, Platzner M. Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control. In: <i>IEEE Adaptive Hardware and Systems (AHS)</i>. IEEE; 2008:32-39.","bibtex":"@inproceedings{Glette_Gruber_Kaufmann_Torresen_Sick_Platzner_2008, title={Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control}, booktitle={IEEE Adaptive Hardware and Systems (AHS)}, publisher={IEEE}, author={Glette, Kyrre and Gruber, Thiemo and Kaufmann, Paul and Torresen, Jim and Sick, Bernhard and Platzner, Marco}, year={2008}, pages={32–39} }","mla":"Glette, Kyrre, et al. “Comparing Evolvable Hardware to Conventional Classifiers for Electromyographic Prosthetic Hand Control.” <i>IEEE Adaptive Hardware and Systems (AHS)</i>, IEEE, 2008, pp. 32–39."},"publication":"IEEE Adaptive Hardware and Systems (AHS)"},{"date_updated":"2022-01-06T06:50:49Z","intvolume":"      5216","title":"A Comparison of Evolvable Hardware Architectures for Classification Tasks","year":"2008","status":"public","author":[{"last_name":"Glette","first_name":"Kyrre","full_name":"Glette, Kyrre"},{"full_name":"Torresen, Jim","first_name":"Jim","last_name":"Torresen"},{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"},{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"}],"user_id":"3118","volume":5216,"page":"22-33","_id":"10656","series_title":"LNCS","publisher":"Springer","language":[{"iso":"eng"}],"publication":"IEEE Intl. Conf. on Evolvable Systems (ICES)","citation":{"apa":"Glette, K., Torresen, J., Kaufmann, P., &#38; Platzner, M. (2008). A Comparison of Evolvable Hardware Architectures for Classification Tasks. In <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i> (Vol. 5216, pp. 22–33). Springer.","ieee":"K. Glette, J. Torresen, P. Kaufmann, and M. Platzner, “A Comparison of Evolvable Hardware Architectures for Classification Tasks,” in <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>, 2008, vol. 5216, pp. 22–33.","chicago":"Glette, Kyrre, Jim Torresen, Paul Kaufmann, and Marco Platzner. “A Comparison of Evolvable Hardware Architectures for Classification Tasks.” In <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>, 5216:22–33. LNCS. Springer, 2008.","short":"K. Glette, J. Torresen, P. Kaufmann, M. Platzner, in: IEEE Intl. Conf. on Evolvable Systems (ICES), Springer, 2008, pp. 22–33.","mla":"Glette, Kyrre, et al. “A Comparison of Evolvable Hardware Architectures for Classification Tasks.” <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>, vol. 5216, Springer, 2008, pp. 22–33.","ama":"Glette K, Torresen J, Kaufmann P, Platzner M. A Comparison of Evolvable Hardware Architectures for Classification Tasks. In: <i>IEEE Intl. Conf. on Evolvable Systems (ICES)</i>. Vol 5216. LNCS. Springer; 2008:22-33.","bibtex":"@inproceedings{Glette_Torresen_Kaufmann_Platzner_2008, series={LNCS}, title={A Comparison of Evolvable Hardware Architectures for Classification Tasks}, volume={5216}, booktitle={IEEE Intl. Conf. on Evolvable Systems (ICES)}, publisher={Springer}, author={Glette, Kyrre and Torresen, Jim and Kaufmann, Paul and Platzner, Marco}, year={2008}, pages={22–33}, collection={LNCS} }"},"type":"conference","department":[{"_id":"78"}],"date_created":"2019-07-10T11:13:31Z"},{"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2019-07-10T11:15:14Z","citation":{"bibtex":"@book{Happe_2008, title={Parallelisierung und Hardware- / Software - Codesign von Partikelfiltern}, publisher={Paderborn University}, author={Happe, Markus}, year={2008} }","ama":"Happe M. <i>Parallelisierung Und Hardware- / Software - Codesign von Partikelfiltern</i>. Paderborn University; 2008.","mla":"Happe, Markus. <i>Parallelisierung Und Hardware- / Software - Codesign von Partikelfiltern</i>. Paderborn University, 2008.","chicago":"Happe, Markus. <i>Parallelisierung Und Hardware- / Software - Codesign von Partikelfiltern</i>. Paderborn University, 2008.","short":"M. Happe, Parallelisierung Und Hardware- / Software - Codesign von Partikelfiltern, Paderborn University, 2008.","ieee":"M. Happe, <i>Parallelisierung und Hardware- / Software - Codesign von Partikelfiltern</i>. Paderborn University, 2008.","apa":"Happe, M. (2008). <i>Parallelisierung und Hardware- / Software - Codesign von Partikelfiltern</i>. Paderborn University."},"user_id":"3118","_id":"10669","language":[{"iso":"eng"}],"publisher":"Paderborn University","date_updated":"2022-01-06T06:50:49Z","author":[{"last_name":"Happe","first_name":"Markus","full_name":"Happe, Markus"}],"status":"public","title":"Parallelisierung und Hardware- / Software - Codesign von Partikelfiltern","year":"2008"},{"user_id":"398","language":[{"iso":"eng"}],"_id":"10690","date_updated":"2022-01-06T06:50:49Z","title":"Evolvable Hardware - Tutorial at Architecture of Computing Systems (ARCS)","status":"public","year":"2008","author":[{"last_name":"Torresen","first_name":"Jim","full_name":"Torresen, Jim"},{"full_name":"Glette, Kyrre","last_name":"Glette","first_name":"Kyrre"},{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner","id":"398"},{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"}],"type":"preprint","department":[{"_id":"78"}],"date_created":"2019-07-10T11:29:14Z","citation":{"ama":"Torresen J, Glette K, Platzner M, Kaufmann P. Evolvable Hardware - Tutorial at Architecture of Computing Systems (ARCS). 2008.","bibtex":"@article{Torresen_Glette_Platzner_Kaufmann_2008, title={Evolvable Hardware - Tutorial at Architecture of Computing Systems (ARCS)}, author={Torresen, Jim and Glette, Kyrre and Platzner, Marco and Kaufmann, Paul}, year={2008} }","mla":"Torresen, Jim, et al. <i>Evolvable Hardware - Tutorial at Architecture of Computing Systems (ARCS)</i>. 2008.","chicago":"Torresen, Jim, Kyrre Glette, Marco Platzner, and Paul Kaufmann. “Evolvable Hardware - Tutorial at Architecture of Computing Systems (ARCS),” 2008.","short":"J. Torresen, K. Glette, M. Platzner, P. Kaufmann, (2008).","apa":"Torresen, J., Glette, K., Platzner, M., &#38; Kaufmann, P. (2008). Evolvable Hardware - Tutorial at Architecture of Computing Systems (ARCS).","ieee":"J. Torresen, K. Glette, M. Platzner, and P. Kaufmann, “Evolvable Hardware - Tutorial at Architecture of Computing Systems (ARCS).” 2008."}},{"date_created":"2019-07-10T11:29:57Z","type":"conference","department":[{"_id":"78"}],"publication":"Genetic and Evolutionary Computation (GECCO)","citation":{"ama":"Kaufmann P, Platzner M. Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming. In: <i>Genetic and Evolutionary Computation (GECCO)</i>. ACM Press; 2008:1219-1226.","bibtex":"@inproceedings{Kaufmann_Platzner_2008, title={Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming}, booktitle={Genetic and Evolutionary Computation (GECCO)}, publisher={ACM Press}, author={Kaufmann, Paul and Platzner, Marco}, year={2008}, pages={1219–1226} }","mla":"Kaufmann, Paul, and Marco Platzner. “Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming.” <i>Genetic and Evolutionary Computation (GECCO)</i>, ACM Press, 2008, pp. 1219–26.","chicago":"Kaufmann, Paul, and Marco Platzner. “Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming.” In <i>Genetic and Evolutionary Computation (GECCO)</i>, 1219–26. ACM Press, 2008.","short":"P. Kaufmann, M. Platzner, in: Genetic and Evolutionary Computation (GECCO), ACM Press, 2008, pp. 1219–1226.","apa":"Kaufmann, P., &#38; Platzner, M. (2008). Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming. In <i>Genetic and Evolutionary Computation (GECCO)</i> (pp. 1219–1226). ACM Press.","ieee":"P. Kaufmann and M. Platzner, “Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming,” in <i>Genetic and Evolutionary Computation (GECCO)</i>, 2008, pp. 1219–1226."},"page":"1219 - 1226","language":[{"iso":"eng"}],"_id":"10691","publisher":"ACM Press","user_id":"3118","status":"public","year":"2008","title":"Advanced Techniques for the Creation and Propagation of Modules in Cartesian Genetic Programming","author":[{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"},{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"}],"date_updated":"2022-01-06T06:50:49Z"},{"author":[{"last_name":"Knieper","first_name":"Tobias","full_name":"Knieper, Tobias"}],"year":"2008","status":"public","title":"Implementierung und Bewertung des multikriteriellen Optimierungsverfahrens IBEA für den automatisierten Schaltungsentwurf","date_updated":"2022-01-06T06:50:49Z","_id":"10696","publisher":"Paderborn University","language":[{"iso":"eng"}],"alternative_title":["Multi-objective Optimizer IBEA for Digital Logic Design"],"user_id":"3118","citation":{"chicago":"Knieper, Tobias. <i>Implementierung Und Bewertung Des Multikriteriellen Optimierungsverfahrens IBEA Für Den Automatisierten Schaltungsentwurf</i>. Paderborn University, 2008.","short":"T. Knieper, Implementierung Und Bewertung Des Multikriteriellen Optimierungsverfahrens IBEA Für Den Automatisierten Schaltungsentwurf, Paderborn University, 2008.","apa":"Knieper, T. (2008). <i>Implementierung und Bewertung des multikriteriellen Optimierungsverfahrens IBEA für den automatisierten Schaltungsentwurf</i>. Paderborn University.","ieee":"T. Knieper, <i>Implementierung und Bewertung des multikriteriellen Optimierungsverfahrens IBEA für den automatisierten Schaltungsentwurf</i>. Paderborn University, 2008.","ama":"Knieper T. <i>Implementierung Und Bewertung Des Multikriteriellen Optimierungsverfahrens IBEA Für Den Automatisierten Schaltungsentwurf</i>. Paderborn University; 2008.","bibtex":"@book{Knieper_2008, title={Implementierung und Bewertung des multikriteriellen Optimierungsverfahrens IBEA für den automatisierten Schaltungsentwurf}, publisher={Paderborn University}, author={Knieper, Tobias}, year={2008} }","mla":"Knieper, Tobias. <i>Implementierung Und Bewertung Des Multikriteriellen Optimierungsverfahrens IBEA Für Den Automatisierten Schaltungsentwurf</i>. Paderborn University, 2008."},"supervisor":[{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"}],"date_created":"2019-07-10T11:30:22Z","department":[{"_id":"78"}],"type":"bachelorsthesis"},{"citation":{"bibtex":"@book{Niklas_2008, title={Eine Monitoring- und Debugging-Infrastruktur für hybride HW/SW-Systeme}, publisher={Paderborn University}, author={Niklas, Jörg}, year={2008} }","ama":"Niklas J. <i>Eine Monitoring- Und Debugging-Infrastruktur Für Hybride HW/SW-Systeme</i>. Paderborn University; 2008.","mla":"Niklas, Jörg. <i>Eine Monitoring- Und Debugging-Infrastruktur Für Hybride HW/SW-Systeme</i>. Paderborn University, 2008.","chicago":"Niklas, Jörg. <i>Eine Monitoring- Und Debugging-Infrastruktur Für Hybride HW/SW-Systeme</i>. Paderborn University, 2008.","short":"J. Niklas, Eine Monitoring- Und Debugging-Infrastruktur Für Hybride HW/SW-Systeme, Paderborn University, 2008.","ieee":"J. Niklas, <i>Eine Monitoring- und Debugging-Infrastruktur für hybride HW/SW-Systeme</i>. Paderborn University, 2008.","apa":"Niklas, J. (2008). <i>Eine Monitoring- und Debugging-Infrastruktur für hybride HW/SW-Systeme</i>. Paderborn University."},"type":"bachelorsthesis","department":[{"_id":"78"}],"date_created":"2019-07-10T11:48:29Z","date_updated":"2022-01-06T06:50:50Z","status":"public","year":"2008","title":"Eine Monitoring- und Debugging-Infrastruktur für hybride HW/SW-Systeme","author":[{"last_name":"Niklas","first_name":"Jörg","full_name":"Niklas, Jörg"}],"user_id":"3118","_id":"10718","language":[{"iso":"eng"}],"publisher":"Paderborn University"},{"user_id":"3118","_id":"10721","publisher":"Paderborn University","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:50:50Z","author":[{"last_name":"Östermann","first_name":"Marco","full_name":"Östermann, Marco"}],"title":"Raytracing on a Custom Instruction Set CPU","status":"public","year":"2008","department":[{"_id":"78"}],"type":"bachelorsthesis","date_created":"2019-07-10T11:52:51Z","citation":{"apa":"Östermann, M. (2008). <i>Raytracing on a Custom Instruction Set CPU</i>. Paderborn University.","ieee":"M. Östermann, <i>Raytracing on a Custom Instruction Set CPU</i>. Paderborn University, 2008.","chicago":"Östermann, Marco. <i>Raytracing on a Custom Instruction Set CPU</i>. Paderborn University, 2008.","short":"M. Östermann, Raytracing on a Custom Instruction Set CPU, Paderborn University, 2008.","mla":"Östermann, Marco. <i>Raytracing on a Custom Instruction Set CPU</i>. Paderborn University, 2008.","ama":"Östermann M. <i>Raytracing on a Custom Instruction Set CPU</i>. Paderborn University; 2008.","bibtex":"@book{Östermann_2008, title={Raytracing on a Custom Instruction Set CPU}, publisher={Paderborn University}, author={Östermann, Marco}, year={2008} }"}},{"date_updated":"2022-01-06T06:50:50Z","year":"2008","status":"public","title":"Design and Evaluation of MicroBlaze Multi-core Architectures","author":[{"full_name":"Westerheide, Nico","first_name":"Nico","last_name":"Westerheide"}],"user_id":"3118","language":[{"iso":"eng"}],"_id":"10751","publisher":"Paderborn University","citation":{"bibtex":"@book{Westerheide_2008, title={Design and Evaluation of MicroBlaze Multi-core Architectures}, publisher={Paderborn University}, author={Westerheide, Nico}, year={2008} }","ama":"Westerheide N. <i>Design and Evaluation of MicroBlaze Multi-Core Architectures</i>. Paderborn University; 2008.","short":"N. Westerheide, Design and Evaluation of MicroBlaze Multi-Core Architectures, Paderborn University, 2008.","chicago":"Westerheide, Nico. <i>Design and Evaluation of MicroBlaze Multi-Core Architectures</i>. Paderborn University, 2008.","ieee":"N. Westerheide, <i>Design and Evaluation of MicroBlaze Multi-core Architectures</i>. Paderborn University, 2008.","mla":"Westerheide, Nico. <i>Design and Evaluation of MicroBlaze Multi-Core Architectures</i>. Paderborn University, 2008.","apa":"Westerheide, N. (2008). <i>Design and Evaluation of MicroBlaze Multi-core Architectures</i>. Paderborn University."},"type":"bachelorsthesis","department":[{"_id":"78"}],"date_created":"2019-07-10T12:03:01Z"},{"extern":"1","citation":{"short":"H. Ghasemzadeh Mohammadi, H. Tabkhi, S.G. Miremadi, A. Ejlali, in: 2008 International Conference on Microelectronics, IEEE, 2008, pp. 444–447.","chicago":"Ghasemzadeh Mohammadi, Hassan, Hamed Tabkhi, Seyed Ghassem Miremadi, and Alireza Ejlali. “A Cost-Effective Error Detection and Roll-Back Recovery Technique for Embedded Microprocessor Control Logic.” In <i>2008 International Conference on Microelectronics</i>, 444–47. IEEE, 2008. <a href=\"https://doi.org/10.1109/ICM.2008.5393497\">https://doi.org/10.1109/ICM.2008.5393497</a>.","apa":"Ghasemzadeh Mohammadi, H., Tabkhi, H., Miremadi, S. G., &#38; Ejlali, A. (2008). A cost-effective error detection and roll-back recovery technique for embedded microprocessor control logic. In <i>2008 International Conference on Microelectronics</i> (pp. 444–447). IEEE. <a href=\"https://doi.org/10.1109/ICM.2008.5393497\">https://doi.org/10.1109/ICM.2008.5393497</a>","ieee":"H. Ghasemzadeh Mohammadi, H. Tabkhi, S. G. Miremadi, and A. Ejlali, “A cost-effective error detection and roll-back recovery technique for embedded microprocessor control logic,” in <i>2008 International Conference on Microelectronics</i>, 2008, pp. 444–447.","ama":"Ghasemzadeh Mohammadi H, Tabkhi H, Miremadi SG, Ejlali A. A cost-effective error detection and roll-back recovery technique for embedded microprocessor control logic. In: <i>2008 International Conference on Microelectronics</i>. IEEE; 2008:444-447. doi:<a href=\"https://doi.org/10.1109/ICM.2008.5393497\">10.1109/ICM.2008.5393497</a>","bibtex":"@inproceedings{Ghasemzadeh Mohammadi_Tabkhi_Miremadi_Ejlali_2008, title={A cost-effective error detection and roll-back recovery technique for embedded microprocessor control logic}, DOI={<a href=\"https://doi.org/10.1109/ICM.2008.5393497\">10.1109/ICM.2008.5393497</a>}, booktitle={2008 International Conference on Microelectronics}, publisher={IEEE}, author={Ghasemzadeh Mohammadi, Hassan and Tabkhi, Hamed and Miremadi, Seyed Ghassem and Ejlali, Alireza}, year={2008}, pages={444–447} }","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “A Cost-Effective Error Detection and Roll-Back Recovery Technique for Embedded Microprocessor Control Logic.” <i>2008 International Conference on Microelectronics</i>, IEEE, 2008, pp. 444–47, doi:<a href=\"https://doi.org/10.1109/ICM.2008.5393497\">10.1109/ICM.2008.5393497</a>."},"publication":"2008 International Conference on Microelectronics","department":[{"_id":"78"}],"type":"conference","date_created":"2019-07-10T12:11:35Z","date_updated":"2022-01-06T06:50:50Z","author":[{"full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi","first_name":"Hassan","id":"61186"},{"last_name":"Tabkhi","first_name":"Hamed","full_name":"Tabkhi, Hamed"},{"full_name":"Miremadi, Seyed Ghassem","first_name":"Seyed Ghassem","last_name":"Miremadi"},{"full_name":"Ejlali, Alireza","first_name":"Alireza","last_name":"Ejlali"}],"year":"2008","title":"A cost-effective error detection and roll-back recovery technique for embedded microprocessor control logic","status":"public","doi":"10.1109/ICM.2008.5393497","user_id":"3118","publisher":"IEEE","_id":"10778","language":[{"iso":"eng"}],"page":"444-447"},{"date_created":"2019-10-04T22:05:22Z","department":[{"_id":"78"}],"type":"conference","citation":{"short":"H. Giefers, M. Platzner, in: Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS), IEEE, 2008.","chicago":"Giefers, Heiner, and Marco Platzner. “Realizing Reconfigurable Mesh Algorithms on Softcore Arrays.” In <i>Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS)</i>. IEEE, 2008.","apa":"Giefers, H., &#38; Platzner, M. (2008). Realizing Reconfigurable Mesh Algorithms on Softcore Arrays. In <i>Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS)</i>. IEEE.","ieee":"H. Giefers and M. Platzner, “Realizing Reconfigurable Mesh Algorithms on Softcore Arrays,” in <i>Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS)</i>, 2008.","ama":"Giefers H, Platzner M. Realizing Reconfigurable Mesh Algorithms on Softcore Arrays. In: <i>Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS)</i>. IEEE; 2008.","bibtex":"@inproceedings{Giefers_Platzner_2008, title={Realizing Reconfigurable Mesh Algorithms on Softcore Arrays}, booktitle={Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS)}, publisher={IEEE}, author={Giefers, Heiner and Platzner, Marco}, year={2008} }","mla":"Giefers, Heiner, and Marco Platzner. “Realizing Reconfigurable Mesh Algorithms on Softcore Arrays.” <i>Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS)</i>, IEEE, 2008."},"publication":"Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS)","language":[{"iso":"eng"}],"_id":"13629","publisher":"IEEE","user_id":"398","author":[{"full_name":"Giefers, Heiner","first_name":"Heiner","last_name":"Giefers"},{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"}],"title":"Realizing Reconfigurable Mesh Algorithms on Softcore Arrays","year":"2008","status":"public","date_updated":"2022-01-06T06:51:40Z"},{"author":[{"full_name":"Lübbers, Enno","last_name":"Lübbers","first_name":"Enno"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"}],"year":"2008","title":"Communication and Synchronization in Multithreaded Reconfigurable Computing Systems","status":"public","date_updated":"2022-01-06T06:51:40Z","_id":"13630","language":[{"iso":"eng"}],"publisher":"CSREA Press","user_id":"398","citation":{"chicago":"Lübbers, Enno, and Marco Platzner. “Communication and Synchronization in Multithreaded Reconfigurable Computing Systems.” In <i>Proceedings of the 8th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press, 2008.","short":"E. Lübbers, M. Platzner, in: Proceedings of the 8th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), CSREA Press, 2008.","ieee":"E. Lübbers and M. Platzner, “Communication and Synchronization in Multithreaded Reconfigurable Computing Systems,” in <i>Proceedings of the 8th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, 2008.","apa":"Lübbers, E., &#38; Platzner, M. (2008). Communication and Synchronization in Multithreaded Reconfigurable Computing Systems. In <i>Proceedings of the 8th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press.","bibtex":"@inproceedings{Lübbers_Platzner_2008, title={Communication and Synchronization in Multithreaded Reconfigurable Computing Systems}, booktitle={Proceedings of the 8th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)}, publisher={CSREA Press}, author={Lübbers, Enno and Platzner, Marco}, year={2008} }","ama":"Lübbers E, Platzner M. Communication and Synchronization in Multithreaded Reconfigurable Computing Systems. In: <i>Proceedings of the 8th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>. CSREA Press; 2008.","mla":"Lübbers, Enno, and Marco Platzner. “Communication and Synchronization in Multithreaded Reconfigurable Computing Systems.” <i>Proceedings of the 8th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)</i>, CSREA Press, 2008."},"publication":"Proceedings of the 8th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)","date_created":"2019-10-04T22:07:14Z","department":[{"_id":"78"}],"type":"conference"}]