[{"publication":"Many-core and Reconfigurable Supercomputing Conference (MRSC)","type":"conference","status":"public","department":[{"_id":"27"},{"_id":"518"},{"_id":"78"}],"user_id":"15278","_id":"2372","language":[{"iso":"eng"}],"keyword":["IMORC","IP core","interconnect"],"quality_controlled":"1","citation":{"ieee":"T. Schumacher, C. Plessl, and M. Platzner, “IMORC: An infrastructure for performance monitoring and optimization of reconfigurable computers,” 2008.","chicago":"Schumacher, Tobias, Christian Plessl, and Marco Platzner. “IMORC: An Infrastructure for Performance Monitoring and Optimization of Reconfigurable Computers.” In <i>Many-Core and Reconfigurable Supercomputing Conference (MRSC)</i>, 2008.","ama":"Schumacher T, Plessl C, Platzner M. IMORC: An infrastructure for performance monitoring and optimization of reconfigurable computers. In: <i>Many-Core and Reconfigurable Supercomputing Conference (MRSC)</i>. ; 2008.","apa":"Schumacher, T., Plessl, C., &#38; Platzner, M. (2008). IMORC: An infrastructure for performance monitoring and optimization of reconfigurable computers. <i>Many-Core and Reconfigurable Supercomputing Conference (MRSC)</i>.","short":"T. Schumacher, C. Plessl, M. Platzner, in: Many-Core and Reconfigurable Supercomputing Conference (MRSC), 2008.","mla":"Schumacher, Tobias, et al. “IMORC: An Infrastructure for Performance Monitoring and Optimization of Reconfigurable Computers.” <i>Many-Core and Reconfigurable Supercomputing Conference (MRSC)</i>, 2008.","bibtex":"@inproceedings{Schumacher_Plessl_Platzner_2008, title={IMORC: An infrastructure for performance monitoring and optimization of reconfigurable computers}, booktitle={Many-core and Reconfigurable Supercomputing Conference (MRSC)}, author={Schumacher, Tobias and Plessl, Christian and Platzner, Marco}, year={2008} }"},"year":"2008","author":[{"first_name":"Tobias","full_name":"Schumacher, Tobias","last_name":"Schumacher"},{"id":"16153","full_name":"Plessl, Christian","orcid":"0000-0001-5728-9982","last_name":"Plessl","first_name":"Christian"},{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"}],"date_created":"2018-04-17T12:05:28Z","date_updated":"2023-09-26T13:55:51Z","title":"IMORC: An infrastructure for performance monitoring and optimization of reconfigurable computers"},{"publication":"Biologically Inspired Collaborative Computing (BICC)","type":"conference","status":"public","department":[{"_id":"78"}],"series_title":"IFIP International Federation for Information Processing","user_id":"14972","_id":"10698","language":[{"iso":"eng"}],"page":"213-222","intvolume":"       268","citation":{"short":"T. Knieper, B. Defo, P. Kaufmann, M. Platzner, in: Biologically Inspired Collaborative Computing (BICC), Springer, 2008, pp. 213–222.","mla":"Knieper, Tobias, et al. “On Robust Evolution of Digital Hardware.” <i>Biologically Inspired Collaborative Computing (BICC)</i>, vol. 268, Springer, 2008, pp. 213–22, doi:<a href=\"https://doi.org/10.1007/978-0-387-09655-1_19\">10.1007/978-0-387-09655-1_19</a>.","bibtex":"@inproceedings{Knieper_Defo_Kaufmann_Platzner_2008, series={IFIP International Federation for Information Processing}, title={On Robust Evolution of Digital Hardware}, volume={268}, DOI={<a href=\"https://doi.org/10.1007/978-0-387-09655-1_19\">10.1007/978-0-387-09655-1_19</a>}, booktitle={Biologically Inspired Collaborative Computing (BICC)}, publisher={Springer}, author={Knieper, Tobias and Defo, Bertrand and Kaufmann, Paul and Platzner, Marco}, year={2008}, pages={213–222}, collection={IFIP International Federation for Information Processing} }","ama":"Knieper T, Defo B, Kaufmann P, Platzner M. On Robust Evolution of Digital Hardware. In: <i>Biologically Inspired Collaborative Computing (BICC)</i>. Vol 268. IFIP International Federation for Information Processing. Springer; 2008:213-222. doi:<a href=\"https://doi.org/10.1007/978-0-387-09655-1_19\">10.1007/978-0-387-09655-1_19</a>","apa":"Knieper, T., Defo, B., Kaufmann, P., &#38; Platzner, M. (2008). On Robust Evolution of Digital Hardware. <i>Biologically Inspired Collaborative Computing (BICC)</i>, <i>268</i>, 213–222. <a href=\"https://doi.org/10.1007/978-0-387-09655-1_19\">https://doi.org/10.1007/978-0-387-09655-1_19</a>","ieee":"T. Knieper, B. Defo, P. Kaufmann, and M. Platzner, “On Robust Evolution of Digital Hardware,” in <i>Biologically Inspired Collaborative Computing (BICC)</i>, 2008, vol. 268, pp. 213–222, doi: <a href=\"https://doi.org/10.1007/978-0-387-09655-1_19\">10.1007/978-0-387-09655-1_19</a>.","chicago":"Knieper, Tobias, Bertrand Defo, Paul Kaufmann, and Marco Platzner. “On Robust Evolution of Digital Hardware.” In <i>Biologically Inspired Collaborative Computing (BICC)</i>, 268:213–22. IFIP International Federation for Information Processing. Springer, 2008. <a href=\"https://doi.org/10.1007/978-0-387-09655-1_19\">https://doi.org/10.1007/978-0-387-09655-1_19</a>."},"year":"2008","volume":268,"date_created":"2019-07-10T11:38:02Z","author":[{"full_name":"Knieper, Tobias","last_name":"Knieper","first_name":"Tobias"},{"last_name":"Defo","full_name":"Defo, Bertrand","first_name":"Bertrand"},{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"},{"last_name":"Platzner","full_name":"Platzner, Marco","id":"398","first_name":"Marco"}],"date_updated":"2026-02-19T08:35:12Z","publisher":"Springer","doi":"10.1007/978-0-387-09655-1_19","title":"On Robust Evolution of Digital Hardware"},{"year":"2007","page":"447-454","citation":{"ieee":"P. Kaufmann and M. Platzner, “MOVES: A Modular Framework for Hardware Evolution,” in <i>Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007)</i>, Edinburgh, UK, 2007, pp. 447–454.","chicago":"Kaufmann, Paul, and Marco Platzner. “MOVES: A Modular Framework for Hardware Evolution.” In <i>Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007)</i>, 447–54. IEEE, 2007. <a href=\"https://doi.org/10.1109/ahs.2007.73\">https://doi.org/10.1109/ahs.2007.73</a>.","ama":"Kaufmann P, Platzner M. MOVES: A Modular Framework for Hardware Evolution. In: <i>Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007)</i>. IEEE; 2007:447-454. doi:<a href=\"https://doi.org/10.1109/ahs.2007.73\">10.1109/ahs.2007.73</a>","apa":"Kaufmann, P., &#38; Platzner, M. (2007). MOVES: A Modular Framework for Hardware Evolution. In <i>Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007)</i> (pp. 447–454). Edinburgh, UK: IEEE. <a href=\"https://doi.org/10.1109/ahs.2007.73\">https://doi.org/10.1109/ahs.2007.73</a>","bibtex":"@inproceedings{Kaufmann_Platzner_2007, title={MOVES: A Modular Framework for Hardware Evolution}, DOI={<a href=\"https://doi.org/10.1109/ahs.2007.73\">10.1109/ahs.2007.73</a>}, booktitle={Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007)}, publisher={IEEE}, author={Kaufmann, Paul and Platzner, Marco}, year={2007}, pages={447–454} }","mla":"Kaufmann, Paul, and Marco Platzner. “MOVES: A Modular Framework for Hardware Evolution.” <i>Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007)</i>, IEEE, 2007, pp. 447–54, doi:<a href=\"https://doi.org/10.1109/ahs.2007.73\">10.1109/ahs.2007.73</a>.","short":"P. Kaufmann, M. Platzner, in: Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), IEEE, 2007, pp. 447–454."},"publication_identifier":{"isbn":["076952866X","9780769528663"]},"publication_status":"published","title":"MOVES: A Modular Framework for Hardware Evolution","conference":{"start_date":"2007-08-05","name":"Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007)","location":"Edinburgh, UK","end_date":"2007-08-08"},"doi":"10.1109/ahs.2007.73","date_updated":"2022-01-06T07:03:08Z","publisher":"IEEE","author":[{"first_name":"Paul","full_name":"Kaufmann, Paul","last_name":"Kaufmann"},{"first_name":"Marco","id":"398","full_name":"Platzner, Marco","last_name":"Platzner"}],"date_created":"2019-01-08T09:52:43Z","abstract":[{"text":"In this paper, we present a framework that supports experimenting with evolutionary hardware design. We describe the framework's modules for composing evolutionary optimizers and for setting up, controlling, and analyzing experiments. Two case studies demonstrate the usefulness of the framework: evolution of hash functions and evolution based on pre-engineered circuits.","lang":"eng"}],"status":"public","publication":"Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007)","type":"conference","keyword":["integrated circuit design","hardware evolution","evolutionary hardware design","evolutionary optimizers","hash functions","preengineered circuits","Hardware","Circuits","Design optimization","Visualization","Genetic programming","Genetic mutations","Clustering algorithms","Biological cells","Field programmable gate arrays","Routing"],"language":[{"iso":"eng"}],"_id":"6508","department":[{"_id":"78"}],"user_id":"3118"},{"year":"2007","citation":{"ama":"Beisel T. <i>Entwurf Und Evaluation Eines Parallelen Verfahrens Zur Bildrekonstruktion in Der Positronen-Emissions-Tomographie Auf Multi-Core-Architekturen</i>. Paderborn University; 2007.","ieee":"T. Beisel, <i>Entwurf und Evaluation eines parallelen Verfahrens zur Bildrekonstruktion in der Positronen-Emissions-Tomographie auf Multi-Core-Architekturen</i>. Paderborn University, 2007.","chicago":"Beisel, Tobias. <i>Entwurf Und Evaluation Eines Parallelen Verfahrens Zur Bildrekonstruktion in Der Positronen-Emissions-Tomographie Auf Multi-Core-Architekturen</i>. Paderborn University, 2007.","mla":"Beisel, Tobias. <i>Entwurf Und Evaluation Eines Parallelen Verfahrens Zur Bildrekonstruktion in Der Positronen-Emissions-Tomographie Auf Multi-Core-Architekturen</i>. Paderborn University, 2007.","bibtex":"@book{Beisel_2007, title={Entwurf und Evaluation eines parallelen Verfahrens zur Bildrekonstruktion in der Positronen-Emissions-Tomographie auf Multi-Core-Architekturen}, publisher={Paderborn University}, author={Beisel, Tobias}, year={2007} }","short":"T. Beisel, Entwurf Und Evaluation Eines Parallelen Verfahrens Zur Bildrekonstruktion in Der Positronen-Emissions-Tomographie Auf Multi-Core-Architekturen, Paderborn University, 2007.","apa":"Beisel, T. (2007). <i>Entwurf und Evaluation eines parallelen Verfahrens zur Bildrekonstruktion in der Positronen-Emissions-Tomographie auf Multi-Core-Architekturen</i>. Paderborn University."},"title":"Entwurf und Evaluation eines parallelen Verfahrens zur Bildrekonstruktion in der Positronen-Emissions-Tomographie auf Multi-Core-Architekturen","publisher":"Paderborn University","date_updated":"2022-01-06T06:50:48Z","date_created":"2019-07-10T09:36:57Z","author":[{"first_name":"Tobias","last_name":"Beisel","full_name":"Beisel, Tobias"}],"status":"public","type":"mastersthesis","language":[{"iso":"eng"}],"_id":"10623","user_id":"3118","department":[{"_id":"78"}]},{"language":[{"iso":"eng"}],"_id":"10625","user_id":"398","department":[{"_id":"78"}],"status":"public","type":"journal_article","publication":"{EURASIP} Journal on Embedded Systems","title":"Dynamically Reconfigurable Architectures (editorial)","doi":"10.1155/2007/28405","date_updated":"2022-01-06T06:50:48Z","publisher":"Springer Science+Business Media","author":[{"first_name":"Neil","last_name":"Bergmann","full_name":"Bergmann, Neil"},{"full_name":"Platzner, Marco","id":"398","last_name":"Platzner","first_name":"Marco"},{"first_name":"Jürgen","last_name":"Teich","full_name":"Teich, Jürgen"}],"date_created":"2019-07-10T09:40:11Z","volume":2007,"year":"2007","citation":{"ama":"Bergmann N, Platzner M, Teich J. Dynamically Reconfigurable Architectures (editorial). <i>{EURASIP} Journal on Embedded Systems</i>. 2007;2007:1-2. doi:<a href=\"https://doi.org/10.1155/2007/28405\">10.1155/2007/28405</a>","ieee":"N. Bergmann, M. Platzner, and J. Teich, “Dynamically Reconfigurable Architectures (editorial),” <i>{EURASIP} Journal on Embedded Systems</i>, vol. 2007, pp. 1–2, 2007.","chicago":"Bergmann, Neil, Marco Platzner, and Jürgen Teich. “Dynamically Reconfigurable Architectures (Editorial).” <i>{EURASIP} Journal on Embedded Systems</i> 2007 (2007): 1–2. <a href=\"https://doi.org/10.1155/2007/28405\">https://doi.org/10.1155/2007/28405</a>.","bibtex":"@article{Bergmann_Platzner_Teich_2007, title={Dynamically Reconfigurable Architectures (editorial)}, volume={2007}, DOI={<a href=\"https://doi.org/10.1155/2007/28405\">10.1155/2007/28405</a>}, journal={{EURASIP} Journal on Embedded Systems}, publisher={Springer Science+Business Media}, author={Bergmann, Neil and Platzner, Marco and Teich, Jürgen}, year={2007}, pages={1–2} }","mla":"Bergmann, Neil, et al. “Dynamically Reconfigurable Architectures (Editorial).” <i>{EURASIP} Journal on Embedded Systems</i>, vol. 2007, Springer Science+Business Media, 2007, pp. 1–2, doi:<a href=\"https://doi.org/10.1155/2007/28405\">10.1155/2007/28405</a>.","short":"N. Bergmann, M. Platzner, J. Teich, {EURASIP} Journal on Embedded Systems 2007 (2007) 1–2.","apa":"Bergmann, N., Platzner, M., &#38; Teich, J. (2007). Dynamically Reconfigurable Architectures (editorial). <i>{EURASIP} Journal on Embedded Systems</i>, <i>2007</i>, 1–2. <a href=\"https://doi.org/10.1155/2007/28405\">https://doi.org/10.1155/2007/28405</a>"},"page":"1-2","intvolume":"      2007"},{"language":[{"iso":"eng"}],"department":[{"_id":"78"}],"user_id":"3118","_id":"10643","status":"public","type":"bachelorsthesis","title":"Distributed Simulation of mobile Robots using EyeSim","supervisor":[{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"}],"date_created":"2019-07-10T11:03:44Z","author":[{"last_name":"Ceylan","full_name":"Ceylan, Toni","first_name":"Toni"},{"first_name":"Coni","full_name":"Yalcin, Coni","last_name":"Yalcin"}],"date_updated":"2022-01-06T06:50:49Z","publisher":"Paderborn University","citation":{"mla":"Ceylan, Toni, and Coni Yalcin. <i>Distributed Simulation of Mobile Robots Using EyeSim</i>. Paderborn University, 2007.","bibtex":"@book{Ceylan_Yalcin_2007, title={Distributed Simulation of mobile Robots using EyeSim}, publisher={Paderborn University}, author={Ceylan, Toni and Yalcin, Coni}, year={2007} }","short":"T. Ceylan, C. Yalcin, Distributed Simulation of Mobile Robots Using EyeSim, Paderborn University, 2007.","apa":"Ceylan, T., &#38; Yalcin, C. (2007). <i>Distributed Simulation of mobile Robots using EyeSim</i>. Paderborn University.","chicago":"Ceylan, Toni, and Coni Yalcin. <i>Distributed Simulation of Mobile Robots Using EyeSim</i>. Paderborn University, 2007.","ieee":"T. Ceylan and C. Yalcin, <i>Distributed Simulation of mobile Robots using EyeSim</i>. Paderborn University, 2007.","ama":"Ceylan T, Yalcin C. <i>Distributed Simulation of Mobile Robots Using EyeSim</i>. Paderborn University; 2007."},"year":"2007"},{"status":"public","type":"journal_article","publication":"IET Computers Digital Techniques","language":[{"iso":"eng"}],"keyword":["reconfigurable architectures","resource allocation","device reconfiguration time","dynamic hardware reconfiguration","dynamically reconfigurable hardware","light-weight runtime system","merge server distribute load","periodic real-time tasks","runtime system overheads","schedulability analysis","scheduling technique","server-based execution","synthesis tool flow"],"user_id":"3118","department":[{"_id":"78"}],"_id":"10646","citation":{"mla":"Danne, Klaus, et al. “Server-Based Execution of Periodic Tasks on Dynamically Reconfigurable Hardware.” <i>IET Computers Digital Techniques</i>, vol. 1, no. 4, 2007, pp. 295–302, doi:<a href=\"https://doi.org/10.1049/iet-cdt:20060186\">10.1049/iet-cdt:20060186</a>.","short":"K. Danne, R. Mühlenbernd, M. Platzner, IET Computers Digital Techniques 1 (2007) 295–302.","bibtex":"@article{Danne_Mühlenbernd_Platzner_2007, title={Server-based execution of periodic tasks on dynamically reconfigurable hardware}, volume={1}, DOI={<a href=\"https://doi.org/10.1049/iet-cdt:20060186\">10.1049/iet-cdt:20060186</a>}, number={4}, journal={IET Computers Digital Techniques}, author={Danne, Klaus and Mühlenbernd, Roland and Platzner, Marco}, year={2007}, pages={295–302} }","apa":"Danne, K., Mühlenbernd, R., &#38; Platzner, M. (2007). Server-based execution of periodic tasks on dynamically reconfigurable hardware. <i>IET Computers Digital Techniques</i>, <i>1</i>(4), 295–302. <a href=\"https://doi.org/10.1049/iet-cdt:20060186\">https://doi.org/10.1049/iet-cdt:20060186</a>","chicago":"Danne, Klaus, Roland Mühlenbernd, and Marco Platzner. “Server-Based Execution of Periodic Tasks on Dynamically Reconfigurable Hardware.” <i>IET Computers Digital Techniques</i> 1, no. 4 (2007): 295–302. <a href=\"https://doi.org/10.1049/iet-cdt:20060186\">https://doi.org/10.1049/iet-cdt:20060186</a>.","ieee":"K. Danne, R. Mühlenbernd, and M. Platzner, “Server-based execution of periodic tasks on dynamically reconfigurable hardware,” <i>IET Computers Digital Techniques</i>, vol. 1, no. 4, pp. 295–302, 2007.","ama":"Danne K, Mühlenbernd R, Platzner M. Server-based execution of periodic tasks on dynamically reconfigurable hardware. <i>IET Computers Digital Techniques</i>. 2007;1(4):295-302. doi:<a href=\"https://doi.org/10.1049/iet-cdt:20060186\">10.1049/iet-cdt:20060186</a>"},"intvolume":"         1","page":"295-302","year":"2007","issue":"4","publication_identifier":{"issn":["1751-8601"]},"doi":"10.1049/iet-cdt:20060186","title":"Server-based execution of periodic tasks on dynamically reconfigurable hardware","author":[{"last_name":"Danne","full_name":"Danne, Klaus","first_name":"Klaus"},{"first_name":"Roland","last_name":"Mühlenbernd","full_name":"Mühlenbernd, Roland"},{"last_name":"Platzner","full_name":"Platzner, Marco","id":"398","first_name":"Marco"}],"date_created":"2019-07-10T11:10:54Z","volume":1,"date_updated":"2022-01-06T06:50:49Z"},{"citation":{"bibtex":"@book{Defo_2007, title={A Comparison of Multi-Objective Evolutionary Algorithms for Automated Circuit Design and Optimization}, publisher={Paderborn University}, author={Defo, Bertrand}, year={2007} }","mla":"Defo, Bertrand. <i>A Comparison of Multi-Objective Evolutionary Algorithms for Automated Circuit Design and Optimization</i>. Paderborn University, 2007.","short":"B. Defo, A Comparison of Multi-Objective Evolutionary Algorithms for Automated Circuit Design and Optimization, Paderborn University, 2007.","apa":"Defo, B. (2007). <i>A Comparison of Multi-Objective Evolutionary Algorithms for Automated Circuit Design and Optimization</i>. Paderborn University.","ama":"Defo B. <i>A Comparison of Multi-Objective Evolutionary Algorithms for Automated Circuit Design and Optimization</i>. Paderborn University; 2007.","ieee":"B. Defo, <i>A Comparison of Multi-Objective Evolutionary Algorithms for Automated Circuit Design and Optimization</i>. Paderborn University, 2007.","chicago":"Defo, Bertrand. <i>A Comparison of Multi-Objective Evolutionary Algorithms for Automated Circuit Design and Optimization</i>. Paderborn University, 2007."},"year":"2007","author":[{"last_name":"Defo","full_name":"Defo, Bertrand","first_name":"Bertrand"}],"supervisor":[{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"}],"date_created":"2019-07-10T11:10:55Z","date_updated":"2022-01-06T06:50:49Z","publisher":"Paderborn University","title":"A Comparison of Multi-Objective Evolutionary Algorithms for Automated Circuit Design and Optimization","type":"mastersthesis","status":"public","department":[{"_id":"78"}],"user_id":"3118","_id":"10647","language":[{"iso":"eng"}]},{"date_updated":"2022-01-06T06:50:49Z","publisher":"Paderborn University","author":[{"full_name":"Döhre, Sven","last_name":"Döhre","first_name":"Sven"}],"date_created":"2019-07-10T11:10:56Z","title":"Entwurf und Implementierung einer RocketIO-basierten Kommunikationsschnittstelle für Multi-FPGA Systeme","year":"2007","citation":{"apa":"Döhre, S. (2007). <i>Entwurf und Implementierung einer RocketIO-basierten Kommunikationsschnittstelle für Multi-FPGA Systeme</i>. Paderborn University.","bibtex":"@book{Döhre_2007, title={Entwurf und Implementierung einer RocketIO-basierten Kommunikationsschnittstelle für Multi-FPGA Systeme}, publisher={Paderborn University}, author={Döhre, Sven}, year={2007} }","mla":"Döhre, Sven. <i>Entwurf Und Implementierung Einer RocketIO-Basierten Kommunikationsschnittstelle Für Multi-FPGA Systeme</i>. Paderborn University, 2007.","short":"S. Döhre, Entwurf Und Implementierung Einer RocketIO-Basierten Kommunikationsschnittstelle Für Multi-FPGA Systeme, Paderborn University, 2007.","ama":"Döhre S. <i>Entwurf Und Implementierung Einer RocketIO-Basierten Kommunikationsschnittstelle Für Multi-FPGA Systeme</i>. Paderborn University; 2007.","ieee":"S. Döhre, <i>Entwurf und Implementierung einer RocketIO-basierten Kommunikationsschnittstelle für Multi-FPGA Systeme</i>. Paderborn University, 2007.","chicago":"Döhre, Sven. <i>Entwurf Und Implementierung Einer RocketIO-Basierten Kommunikationsschnittstelle Für Multi-FPGA Systeme</i>. Paderborn University, 2007."},"_id":"10648","user_id":"3118","department":[{"_id":"78"}],"language":[{"iso":"eng"}],"type":"mastersthesis","status":"public"},{"status":"public","type":"conference","publication":"Architecture of Computing Systems (ARCS)","language":[{"iso":"eng"}],"_id":"10689","series_title":"LNCS","user_id":"3118","department":[{"_id":"78"}],"year":"2007","citation":{"chicago":"Kaufmann, Paul, and Marco Platzner. “Toward Self-Adaptive Embedded Systems: Multi-Objective Hardware Evolution.” In <i>Architecture of Computing Systems (ARCS)</i>, 4415:199–208. LNCS. Springer, 2007.","ieee":"P. Kaufmann and M. Platzner, “Toward Self-adaptive Embedded Systems: Multi-objective Hardware Evolution,” in <i>Architecture of Computing Systems (ARCS)</i>, 2007, vol. 4415, pp. 199–208.","ama":"Kaufmann P, Platzner M. Toward Self-adaptive Embedded Systems: Multi-objective Hardware Evolution. In: <i>Architecture of Computing Systems (ARCS)</i>. Vol 4415. LNCS. Springer; 2007:199-208.","short":"P. Kaufmann, M. Platzner, in: Architecture of Computing Systems (ARCS), Springer, 2007, pp. 199–208.","bibtex":"@inproceedings{Kaufmann_Platzner_2007, series={LNCS}, title={Toward Self-adaptive Embedded Systems: Multi-objective Hardware Evolution}, volume={4415}, booktitle={Architecture of Computing Systems (ARCS)}, publisher={Springer}, author={Kaufmann, Paul and Platzner, Marco}, year={2007}, pages={199–208}, collection={LNCS} }","mla":"Kaufmann, Paul, and Marco Platzner. “Toward Self-Adaptive Embedded Systems: Multi-Objective Hardware Evolution.” <i>Architecture of Computing Systems (ARCS)</i>, vol. 4415, Springer, 2007, pp. 199–208.","apa":"Kaufmann, P., &#38; Platzner, M. (2007). Toward Self-adaptive Embedded Systems: Multi-objective Hardware Evolution. In <i>Architecture of Computing Systems (ARCS)</i> (Vol. 4415, pp. 199–208). Springer."},"intvolume":"      4415","page":"199-208","title":"Toward Self-adaptive Embedded Systems: Multi-objective Hardware Evolution","publisher":"Springer","date_updated":"2022-01-06T06:50:49Z","date_created":"2019-07-10T11:29:03Z","author":[{"first_name":"Paul","last_name":"Kaufmann","full_name":"Kaufmann, Paul"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"}],"volume":4415},{"year":"2007","citation":{"ama":"Meiche R. <i>VHDL-Implementierung Eines Clustering-Verfahrens Für Multikriterielle Optimierungsalgorithmen</i>. Paderborn University; 2007.","ieee":"R. Meiche, <i>VHDL-Implementierung eines Clustering-Verfahrens für multikriterielle Optimierungsalgorithmen</i>. Paderborn University, 2007.","chicago":"Meiche, Robert. <i>VHDL-Implementierung Eines Clustering-Verfahrens Für Multikriterielle Optimierungsalgorithmen</i>. Paderborn University, 2007.","apa":"Meiche, R. (2007). <i>VHDL-Implementierung eines Clustering-Verfahrens für multikriterielle Optimierungsalgorithmen</i>. Paderborn University.","bibtex":"@book{Meiche_2007, title={VHDL-Implementierung eines Clustering-Verfahrens für multikriterielle Optimierungsalgorithmen}, publisher={Paderborn University}, author={Meiche, Robert}, year={2007} }","mla":"Meiche, Robert. <i>VHDL-Implementierung Eines Clustering-Verfahrens Für Multikriterielle Optimierungsalgorithmen</i>. Paderborn University, 2007.","short":"R. Meiche, VHDL-Implementierung Eines Clustering-Verfahrens Für Multikriterielle Optimierungsalgorithmen, Paderborn University, 2007."},"title":"VHDL-Implementierung eines Clustering-Verfahrens für multikriterielle Optimierungsalgorithmen","publisher":"Paderborn University","date_updated":"2022-01-06T06:50:50Z","supervisor":[{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"}],"author":[{"first_name":"Robert","last_name":"Meiche","full_name":"Meiche, Robert"}],"date_created":"2019-07-10T11:43:33Z","status":"public","type":"bachelorsthesis","alternative_title":["k-th Nearest Neighbor VHDL- Implementation for Multi-objective Algorithm Diversity-preserving Mechanism Acceleration"],"language":[{"iso":"eng"}],"_id":"10709","user_id":"3118","department":[{"_id":"78"}]},{"type":"mastersthesis","status":"public","_id":"10728","user_id":"3118","department":[{"_id":"78"}],"language":[{"iso":"eng"}],"year":"2007","citation":{"apa":"Reisch, W. (2007). <i>Bildverarbeitungs-Architekturen und -Bibliotheken für das rekonfigurierbare Betriebssystem ReconOS</i>. Paderborn University.","bibtex":"@book{Reisch_2007, title={Bildverarbeitungs-Architekturen und -Bibliotheken für das rekonfigurierbare Betriebssystem ReconOS}, publisher={Paderborn University}, author={Reisch, Waldemar}, year={2007} }","short":"W. Reisch, Bildverarbeitungs-Architekturen Und -Bibliotheken Für Das Rekonfigurierbare Betriebssystem ReconOS, Paderborn University, 2007.","mla":"Reisch, Waldemar. <i>Bildverarbeitungs-Architekturen Und -Bibliotheken Für Das Rekonfigurierbare Betriebssystem ReconOS</i>. Paderborn University, 2007.","chicago":"Reisch, Waldemar. <i>Bildverarbeitungs-Architekturen Und -Bibliotheken Für Das Rekonfigurierbare Betriebssystem ReconOS</i>. Paderborn University, 2007.","ieee":"W. Reisch, <i>Bildverarbeitungs-Architekturen und -Bibliotheken für das rekonfigurierbare Betriebssystem ReconOS</i>. Paderborn University, 2007.","ama":"Reisch W. <i>Bildverarbeitungs-Architekturen Und -Bibliotheken Für Das Rekonfigurierbare Betriebssystem ReconOS</i>. Paderborn University; 2007."},"date_updated":"2022-01-06T06:50:50Z","publisher":"Paderborn University","author":[{"last_name":"Reisch","full_name":"Reisch, Waldemar","first_name":"Waldemar"}],"date_created":"2019-07-10T11:54:46Z","title":"Bildverarbeitungs-Architekturen und -Bibliotheken für das rekonfigurierbare Betriebssystem ReconOS"},{"title":"Konzeption und Implementierung einer Microsoft Windows CE 5.0 Plattform für ein ARM-basiertes eingebettetes Rechnersystem","publisher":"Paderborn University","date_updated":"2022-01-06T06:50:50Z","author":[{"full_name":"Rethmeier, Eike","last_name":"Rethmeier","first_name":"Eike"}],"date_created":"2019-07-10T11:54:47Z","year":"2007","citation":{"mla":"Rethmeier, Eike. <i>Konzeption Und Implementierung Einer Microsoft Windows CE 5.0 Plattform Für Ein ARM-Basiertes Eingebettetes Rechnersystem</i>. Paderborn University, 2007.","bibtex":"@book{Rethmeier_2007, title={Konzeption und Implementierung einer Microsoft Windows CE 5.0 Plattform für ein ARM-basiertes eingebettetes Rechnersystem}, publisher={Paderborn University}, author={Rethmeier, Eike}, year={2007} }","short":"E. Rethmeier, Konzeption Und Implementierung Einer Microsoft Windows CE 5.0 Plattform Für Ein ARM-Basiertes Eingebettetes Rechnersystem, Paderborn University, 2007.","apa":"Rethmeier, E. (2007). <i>Konzeption und Implementierung einer Microsoft Windows CE 5.0 Plattform für ein ARM-basiertes eingebettetes Rechnersystem</i>. Paderborn University.","ieee":"E. Rethmeier, <i>Konzeption und Implementierung einer Microsoft Windows CE 5.0 Plattform für ein ARM-basiertes eingebettetes Rechnersystem</i>. Paderborn University, 2007.","chicago":"Rethmeier, Eike. <i>Konzeption Und Implementierung Einer Microsoft Windows CE 5.0 Plattform Für Ein ARM-Basiertes Eingebettetes Rechnersystem</i>. Paderborn University, 2007.","ama":"Rethmeier E. <i>Konzeption Und Implementierung Einer Microsoft Windows CE 5.0 Plattform Für Ein ARM-Basiertes Eingebettetes Rechnersystem</i>. Paderborn University; 2007."},"language":[{"iso":"eng"}],"_id":"10729","department":[{"_id":"78"}],"user_id":"3118","status":"public","type":"mastersthesis"},{"language":[{"iso":"eng"}],"_id":"10735","user_id":"398","series_title":"Advances in Parallel Computing","department":[{"_id":"78"}],"status":"public","type":"conference","publication":"Proceedings of the ParaFPGA Symposium, International Conference on Parallel Computing: Architectures, Algorithms and Applications (PARCO)","title":"Accelerating the Cube Cut Problem with an FPGA-Augmented Compute Cluster","publisher":"IOS Press","date_updated":"2022-01-06T06:50:50Z","author":[{"first_name":"Tobias","full_name":"Schumacher, Tobias","last_name":"Schumacher"},{"first_name":"Enno","full_name":"Lübbers, Enno","last_name":"Lübbers"},{"first_name":"Paul","full_name":"Kaufmann, Paul","last_name":"Kaufmann"},{"first_name":"Marco","full_name":"Platzner, Marco","id":"398","last_name":"Platzner"}],"date_created":"2019-07-10T11:58:09Z","volume":15,"year":"2007","citation":{"ama":"Schumacher T, Lübbers E, Kaufmann P, Platzner M. Accelerating the Cube Cut Problem with an FPGA-Augmented Compute Cluster. In: <i>Proceedings of the ParaFPGA Symposium, International Conference on Parallel Computing: Architectures, Algorithms and Applications (PARCO)</i>. Vol 15. Advances in Parallel Computing. IOS Press; 2007:749-756.","chicago":"Schumacher, Tobias, Enno Lübbers, Paul Kaufmann, and Marco Platzner. “Accelerating the Cube Cut Problem with an FPGA-Augmented Compute Cluster.” In <i>Proceedings of the ParaFPGA Symposium, International Conference on Parallel Computing: Architectures, Algorithms and Applications (PARCO)</i>, 15:749–56. Advances in Parallel Computing. IOS Press, 2007.","ieee":"T. Schumacher, E. Lübbers, P. Kaufmann, and M. Platzner, “Accelerating the Cube Cut Problem with an FPGA-Augmented Compute Cluster,” in <i>Proceedings of the ParaFPGA Symposium, International Conference on Parallel Computing: Architectures, Algorithms and Applications (PARCO)</i>, 2007, vol. 15, pp. 749–756.","apa":"Schumacher, T., Lübbers, E., Kaufmann, P., &#38; Platzner, M. (2007). Accelerating the Cube Cut Problem with an FPGA-Augmented Compute Cluster. In <i>Proceedings of the ParaFPGA Symposium, International Conference on Parallel Computing: Architectures, Algorithms and Applications (PARCO)</i> (Vol. 15, pp. 749–756). IOS Press.","mla":"Schumacher, Tobias, et al. “Accelerating the Cube Cut Problem with an FPGA-Augmented Compute Cluster.” <i>Proceedings of the ParaFPGA Symposium, International Conference on Parallel Computing: Architectures, Algorithms and Applications (PARCO)</i>, vol. 15, IOS Press, 2007, pp. 749–56.","bibtex":"@inproceedings{Schumacher_Lübbers_Kaufmann_Platzner_2007, series={Advances in Parallel Computing}, title={Accelerating the Cube Cut Problem with an FPGA-Augmented Compute Cluster}, volume={15}, booktitle={Proceedings of the ParaFPGA Symposium, International Conference on Parallel Computing: Architectures, Algorithms and Applications (PARCO)}, publisher={IOS Press}, author={Schumacher, Tobias and Lübbers, Enno and Kaufmann, Paul and Platzner, Marco}, year={2007}, pages={749–756}, collection={Advances in Parallel Computing} }","short":"T. Schumacher, E. Lübbers, P. Kaufmann, M. Platzner, in: Proceedings of the ParaFPGA Symposium, International Conference on Parallel Computing: Architectures, Algorithms and Applications (PARCO), IOS Press, 2007, pp. 749–756."},"intvolume":"        15","page":"749-756"},{"year":"2007","citation":{"ama":"Giefers H, Platzner M. A Many-Core Implementation Based on the Reconfigurable Mesh Model. In: <i>Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE; 2007. doi:<a href=\"https://doi.org/10.1109/fpl.2007.4380623\">10.1109/fpl.2007.4380623</a>","chicago":"Giefers, Heiner, and Marco Platzner. “A Many-Core Implementation Based on the Reconfigurable Mesh Model.” In <i>Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE, 2007. <a href=\"https://doi.org/10.1109/fpl.2007.4380623\">https://doi.org/10.1109/fpl.2007.4380623</a>.","ieee":"H. Giefers and M. Platzner, “A Many-Core Implementation Based on the Reconfigurable Mesh Model,” in <i>Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)</i>, 2007.","apa":"Giefers, H., &#38; Platzner, M. (2007). A Many-Core Implementation Based on the Reconfigurable Mesh Model. In <i>Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE. <a href=\"https://doi.org/10.1109/fpl.2007.4380623\">https://doi.org/10.1109/fpl.2007.4380623</a>","bibtex":"@inproceedings{Giefers_Platzner_2007, title={A Many-Core Implementation Based on the Reconfigurable Mesh Model}, DOI={<a href=\"https://doi.org/10.1109/fpl.2007.4380623\">10.1109/fpl.2007.4380623</a>}, booktitle={Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)}, publisher={IEEE}, author={Giefers, Heiner and Platzner, Marco}, year={2007} }","mla":"Giefers, Heiner, and Marco Platzner. “A Many-Core Implementation Based on the Reconfigurable Mesh Model.” <i>Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)</i>, IEEE, 2007, doi:<a href=\"https://doi.org/10.1109/fpl.2007.4380623\">10.1109/fpl.2007.4380623</a>.","short":"H. Giefers, M. Platzner, in: Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL), IEEE, 2007."},"publication_identifier":{"isbn":["9781424410590","9781424410606"]},"publication_status":"published","title":"A Many-Core Implementation Based on the Reconfigurable Mesh Model","doi":"10.1109/fpl.2007.4380623","publisher":"IEEE","date_updated":"2022-01-06T06:51:40Z","date_created":"2019-10-04T21:57:25Z","author":[{"full_name":"Giefers, Heiner","last_name":"Giefers","first_name":"Heiner"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"}],"status":"public","publication":"Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)","type":"conference","language":[{"iso":"eng"}],"_id":"13627","department":[{"_id":"78"}],"user_id":"398"},{"publication_identifier":{"isbn":["9781424410590","9781424410606"]},"publication_status":"published","year":"2007","citation":{"short":"E. Lübbers, M. Platzner, in: Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL), IEEE, 2007.","bibtex":"@inproceedings{Lübbers_Platzner_2007, title={ReconOS: An RTOS Supporting Hard-and Software Threads}, DOI={<a href=\"https://doi.org/10.1109/fpl.2007.4380686\">10.1109/fpl.2007.4380686</a>}, booktitle={Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)}, publisher={IEEE}, author={Lübbers, Enno and Platzner, Marco}, year={2007} }","mla":"Lübbers, Enno, and Marco Platzner. “ReconOS: An RTOS Supporting Hard-and Software Threads.” <i>Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)</i>, IEEE, 2007, doi:<a href=\"https://doi.org/10.1109/fpl.2007.4380686\">10.1109/fpl.2007.4380686</a>.","apa":"Lübbers, E., &#38; Platzner, M. (2007). ReconOS: An RTOS Supporting Hard-and Software Threads. In <i>Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE. <a href=\"https://doi.org/10.1109/fpl.2007.4380686\">https://doi.org/10.1109/fpl.2007.4380686</a>","chicago":"Lübbers, Enno, and Marco Platzner. “ReconOS: An RTOS Supporting Hard-and Software Threads.” In <i>Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE, 2007. <a href=\"https://doi.org/10.1109/fpl.2007.4380686\">https://doi.org/10.1109/fpl.2007.4380686</a>.","ieee":"E. Lübbers and M. Platzner, “ReconOS: An RTOS Supporting Hard-and Software Threads,” in <i>Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)</i>, 2007.","ama":"Lübbers E, Platzner M. ReconOS: An RTOS Supporting Hard-and Software Threads. In: <i>Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE; 2007. doi:<a href=\"https://doi.org/10.1109/fpl.2007.4380686\">10.1109/fpl.2007.4380686</a>"},"date_updated":"2022-01-06T06:51:40Z","publisher":"IEEE","date_created":"2019-10-04T21:58:35Z","author":[{"full_name":"Lübbers, Enno","last_name":"Lübbers","first_name":"Enno"},{"first_name":"Marco","full_name":"Platzner, Marco","id":"398","last_name":"Platzner"}],"title":"ReconOS: An RTOS Supporting Hard-and Software Threads","doi":"10.1109/fpl.2007.4380686","publication":"Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL)","type":"conference","status":"public","_id":"13628","department":[{"_id":"78"}],"user_id":"398","language":[{"iso":"eng"}]},{"department":[{"_id":"518"},{"_id":"78"}],"user_id":"24135","_id":"2401","keyword":["temporal partitioning","retiming","ILP"],"publication":"Proc. Int. Conf. on Field Programmable Technology (ICFPT)","type":"conference","status":"public","abstract":[{"lang":"eng","text":" This paper presents a novel method for optimal temporal partitioning of sequential circuits for time-multiplexed reconfigurable architectures. The method bases on slowdown and retiming and maximizes the circuit's performance during execution while restricting the size of the partitions to respect the resource constraints of the reconfigurable architecture. We provide a mixed integer linear program (MILP) formulation of the problem, which can be solved exactly. In contrast to related work, our approach optimizes performance directly, takes structural modifications of the circuit into account, and is extensible. We present the application of the new method to temporal partitioning for a coarse-grained reconfigurable architecture. "}],"author":[{"first_name":"Christian","id":"16153","full_name":"Plessl, Christian","last_name":"Plessl","orcid":"0000-0001-5728-9982"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"first_name":"Lothar","last_name":"Thiele","full_name":"Thiele, Lothar"}],"date_created":"2018-04-17T13:43:21Z","publisher":"IEEE Computer Society","date_updated":"2022-01-06T06:56:05Z","doi":"10.1109/FPT.2006.270344","title":"Optimal Temporal Partitioning based on Slowdown and Retiming","page":"345-348","citation":{"short":"C. Plessl, M. Platzner, L. Thiele, in: Proc. Int. Conf. on Field Programmable Technology (ICFPT), IEEE Computer Society, 2006, pp. 345–348.","mla":"Plessl, Christian, et al. “Optimal Temporal Partitioning Based on Slowdown and Retiming.” <i>Proc. Int. Conf. on Field Programmable Technology (ICFPT)</i>, IEEE Computer Society, 2006, pp. 345–48, doi:<a href=\"https://doi.org/10.1109/FPT.2006.270344\">10.1109/FPT.2006.270344</a>.","bibtex":"@inproceedings{Plessl_Platzner_Thiele_2006, title={Optimal Temporal Partitioning based on Slowdown and Retiming}, DOI={<a href=\"https://doi.org/10.1109/FPT.2006.270344\">10.1109/FPT.2006.270344</a>}, booktitle={Proc. Int. Conf. on Field Programmable Technology (ICFPT)}, publisher={IEEE Computer Society}, author={Plessl, Christian and Platzner, Marco and Thiele, Lothar}, year={2006}, pages={345–348} }","apa":"Plessl, C., Platzner, M., &#38; Thiele, L. (2006). Optimal Temporal Partitioning based on Slowdown and Retiming. In <i>Proc. Int. Conf. on Field Programmable Technology (ICFPT)</i> (pp. 345–348). IEEE Computer Society. <a href=\"https://doi.org/10.1109/FPT.2006.270344\">https://doi.org/10.1109/FPT.2006.270344</a>","ama":"Plessl C, Platzner M, Thiele L. Optimal Temporal Partitioning based on Slowdown and Retiming. In: <i>Proc. Int. Conf. on Field Programmable Technology (ICFPT)</i>. IEEE Computer Society; 2006:345-348. doi:<a href=\"https://doi.org/10.1109/FPT.2006.270344\">10.1109/FPT.2006.270344</a>","ieee":"C. Plessl, M. Platzner, and L. Thiele, “Optimal Temporal Partitioning based on Slowdown and Retiming,” in <i>Proc. Int. Conf. on Field Programmable Technology (ICFPT)</i>, 2006, pp. 345–348.","chicago":"Plessl, Christian, Marco Platzner, and Lothar Thiele. “Optimal Temporal Partitioning Based on Slowdown and Retiming.” In <i>Proc. Int. Conf. on Field Programmable Technology (ICFPT)</i>, 345–48. IEEE Computer Society, 2006. <a href=\"https://doi.org/10.1109/FPT.2006.270344\">https://doi.org/10.1109/FPT.2006.270344</a>."},"year":"2006"},{"_id":"10688","department":[{"_id":"78"}],"user_id":"3118","language":[{"iso":"eng"}],"publication":"Intl. Conf. Military Applications of Programmable Logic Devices (MAPLD)","type":"conference","status":"public","date_updated":"2022-01-06T06:50:49Z","date_created":"2019-07-10T11:28:14Z","author":[{"first_name":"Paul","full_name":"Kaufmann, Paul","last_name":"Kaufmann"},{"first_name":"Marco","full_name":"Platzner, Marco","id":"398","last_name":"Platzner"}],"title":"Multi-objective Intrinsic Hardware Evolution","year":"2006","citation":{"apa":"Kaufmann, P., &#38; Platzner, M. (2006). Multi-objective Intrinsic Hardware Evolution. In <i>Intl. Conf. Military Applications of Programmable Logic Devices (MAPLD)</i>.","mla":"Kaufmann, Paul, and Marco Platzner. “Multi-Objective Intrinsic Hardware Evolution.” <i>Intl. Conf. Military Applications of Programmable Logic Devices (MAPLD)</i>, 2006.","short":"P. Kaufmann, M. Platzner, in: Intl. Conf. Military Applications of Programmable Logic Devices (MAPLD), 2006.","bibtex":"@inproceedings{Kaufmann_Platzner_2006, title={Multi-objective Intrinsic Hardware Evolution}, booktitle={Intl. Conf. Military Applications of Programmable Logic Devices (MAPLD)}, author={Kaufmann, Paul and Platzner, Marco}, year={2006} }","ama":"Kaufmann P, Platzner M. Multi-objective Intrinsic Hardware Evolution. In: <i>Intl. Conf. Military Applications of Programmable Logic Devices (MAPLD)</i>. ; 2006.","ieee":"P. Kaufmann and M. Platzner, “Multi-objective Intrinsic Hardware Evolution,” in <i>Intl. Conf. Military Applications of Programmable Logic Devices (MAPLD)</i>, 2006.","chicago":"Kaufmann, Paul, and Marco Platzner. “Multi-Objective Intrinsic Hardware Evolution.” In <i>Intl. Conf. Military Applications of Programmable Logic Devices (MAPLD)</i>, 2006."}},{"citation":{"ama":"Mühlenbernd R. <i>FPGA-Implementierung Eines Server-Basierten Schedulers Für Periodische Hardwaretasks</i>. Paderborn University; 2006.","chicago":"Mühlenbernd, Roland. <i>FPGA-Implementierung Eines Server-Basierten Schedulers Für Periodische Hardwaretasks</i>. Paderborn University, 2006.","ieee":"R. Mühlenbernd, <i>FPGA-Implementierung eines server-basierten Schedulers für periodische Hardwaretasks</i>. Paderborn University, 2006.","apa":"Mühlenbernd, R. (2006). <i>FPGA-Implementierung eines server-basierten Schedulers für periodische Hardwaretasks</i>. Paderborn University.","bibtex":"@book{Mühlenbernd_2006, title={FPGA-Implementierung eines server-basierten Schedulers für periodische Hardwaretasks}, publisher={Paderborn University}, author={Mühlenbernd, Roland}, year={2006} }","short":"R. Mühlenbernd, FPGA-Implementierung Eines Server-Basierten Schedulers Für Periodische Hardwaretasks, Paderborn University, 2006.","mla":"Mühlenbernd, Roland. <i>FPGA-Implementierung Eines Server-Basierten Schedulers Für Periodische Hardwaretasks</i>. Paderborn University, 2006."},"year":"2006","title":"FPGA-Implementierung eines server-basierten Schedulers für periodische Hardwaretasks","date_created":"2019-07-10T11:48:27Z","author":[{"first_name":"Roland","last_name":"Mühlenbernd","full_name":"Mühlenbernd, Roland"}],"publisher":"Paderborn University","date_updated":"2022-01-06T06:50:50Z","status":"public","type":"bachelorsthesis","language":[{"iso":"eng"}],"department":[{"_id":"78"}],"user_id":"3118","_id":"10716"},{"department":[{"_id":"78"}],"user_id":"398","_id":"13624","language":[{"iso":"eng"}],"publication":"Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL)","type":"conference","status":"public","date_created":"2019-10-04T21:48:42Z","author":[{"first_name":"Klaus","last_name":"Danne","full_name":"Danne, Klaus"},{"last_name":"Mühlenbernd","full_name":"Mühlenbernd, Roland","first_name":"Roland"},{"first_name":"Marco","full_name":"Platzner, Marco","id":"398","last_name":"Platzner"}],"publisher":"IEEE","date_updated":"2022-01-06T06:51:40Z","title":"Executing Hardware Tasks on Dynamically Reconfigurable Devices under Real-time Conditions","citation":{"ama":"Danne K, Mühlenbernd R, Platzner M. Executing Hardware Tasks on Dynamically Reconfigurable Devices under Real-time Conditions. In: <i>Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE; 2006.","chicago":"Danne, Klaus, Roland Mühlenbernd, and Marco Platzner. “Executing Hardware Tasks on Dynamically Reconfigurable Devices under Real-Time Conditions.” In <i>Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE, 2006.","ieee":"K. Danne, R. Mühlenbernd, and M. Platzner, “Executing Hardware Tasks on Dynamically Reconfigurable Devices under Real-time Conditions,” in <i>Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL)</i>, 2006.","apa":"Danne, K., Mühlenbernd, R., &#38; Platzner, M. (2006). Executing Hardware Tasks on Dynamically Reconfigurable Devices under Real-time Conditions. In <i>Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL)</i>. IEEE.","bibtex":"@inproceedings{Danne_Mühlenbernd_Platzner_2006, title={Executing Hardware Tasks on Dynamically Reconfigurable Devices under Real-time Conditions}, booktitle={Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL)}, publisher={IEEE}, author={Danne, Klaus and Mühlenbernd, Roland and Platzner, Marco}, year={2006} }","short":"K. Danne, R. Mühlenbernd, M. Platzner, in: Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL), IEEE, 2006.","mla":"Danne, Klaus, et al. “Executing Hardware Tasks on Dynamically Reconfigurable Devices under Real-Time Conditions.” <i>Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL)</i>, IEEE, 2006."},"year":"2006"}]