[{"date_created":"2019-07-10T09:22:59Z","type":"journal_article","department":[{"_id":"78"}],"publication":"e&i Elektrotechnik und Informationstechnik","citation":{"mla":"Platzner, Marco. “Reconfigurable Computer Architectures.” <i>E&#38;i Elektrotechnik Und Informationstechnik</i>, vol. 115, Springer, 1998, pp. 143–48.","ama":"Platzner M. Reconfigurable Computer Architectures. <i>e&#38;i Elektrotechnik und Informationstechnik</i>. 1998;115:143-148.","bibtex":"@article{Platzner_1998, title={Reconfigurable Computer Architectures}, volume={115}, journal={e&#38;i Elektrotechnik und Informationstechnik}, publisher={Springer}, author={Platzner, Marco}, year={1998}, pages={143–148} }","apa":"Platzner, M. (1998). Reconfigurable Computer Architectures. <i>E&#38;i Elektrotechnik Und Informationstechnik</i>, <i>115</i>, 143–148.","ieee":"M. Platzner, “Reconfigurable Computer Architectures,” <i>e&#38;i Elektrotechnik und Informationstechnik</i>, vol. 115, pp. 143–148, 1998.","chicago":"Platzner, Marco. “Reconfigurable Computer Architectures.” <i>E&#38;i Elektrotechnik Und Informationstechnik</i> 115 (1998): 143–48.","short":"M. Platzner, E&#38;i Elektrotechnik Und Informationstechnik 115 (1998) 143–148."},"extern":"1","page":"143-148","language":[{"iso":"eng"}],"_id":"10607","publisher":"Springer","user_id":"398","volume":115,"title":"Reconfigurable Computer Architectures","year":"1998","status":"public","author":[{"id":"398","full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner"}],"date_updated":"2022-01-06T06:50:47Z","intvolume":"       115"},{"department":[{"_id":"78"}],"type":"journal_article","date_created":"2019-07-10T09:23:00Z","extern":"1","citation":{"bibtex":"@article{Platzner_Rinner_1998, title={Design and Implementation of a Parallel Constraint Satisfaction Algorithm}, volume={5}, journal={International Journal of Computers &#38; Their Applications}, publisher={ISCA}, author={Platzner, Marco and Rinner, Bernhard}, year={1998}, pages={106–116} }","ama":"Platzner M, Rinner B. Design and Implementation of a Parallel Constraint Satisfaction Algorithm. <i>International Journal of Computers &#38; Their Applications</i>. 1998;5:106-116.","mla":"Platzner, Marco, and Bernhard Rinner. “Design and Implementation of a Parallel Constraint Satisfaction Algorithm.” <i>International Journal of Computers &#38; Their Applications</i>, vol. 5, ISCA, 1998, pp. 106–16.","short":"M. Platzner, B. Rinner, International Journal of Computers &#38; Their Applications 5 (1998) 106–116.","chicago":"Platzner, Marco, and Bernhard Rinner. “Design and Implementation of a Parallel Constraint Satisfaction Algorithm.” <i>International Journal of Computers &#38; Their Applications</i> 5 (1998): 106–16.","ieee":"M. Platzner and B. Rinner, “Design and Implementation of a Parallel Constraint Satisfaction Algorithm,” <i>International Journal of Computers &#38; Their Applications</i>, vol. 5, pp. 106–116, 1998.","apa":"Platzner, M., &#38; Rinner, B. (1998). Design and Implementation of a Parallel Constraint Satisfaction Algorithm. <i>International Journal of Computers &#38; Their Applications</i>, <i>5</i>, 106–116."},"publication":"International Journal of Computers & Their Applications","volume":5,"user_id":"398","language":[{"iso":"eng"}],"_id":"10608","publisher":"ISCA","page":"106-116","intvolume":"         5","date_updated":"2022-01-06T06:50:47Z","author":[{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"},{"full_name":"Rinner, Bernhard","first_name":"Bernhard","last_name":"Rinner"}],"title":"Design and Implementation of a Parallel Constraint Satisfaction Algorithm","status":"public","year":"1998"},{"citation":{"ieee":"M. Platzner, B. Rinner, and R. Weiss, <i>A Distributed Computer Architecture for Fast Qualitative Simulation </i>. Texas Instruments, The Elite Yearbook 1997 - Digital Signal Processing Solutions from Europe’s leading Universities, 1998, pp. 106–107.","apa":"Platzner, M., Rinner, B., &#38; Weiss, R. (1998). <i>A Distributed Computer Architecture for Fast Qualitative Simulation </i> (pp. 106–107). Texas Instruments, The Elite Yearbook 1997 - Digital Signal Processing Solutions from Europe’s leading Universities.","short":"M. Platzner, B. Rinner, R. Weiss, A Distributed Computer Architecture for Fast Qualitative Simulation , Texas Instruments, The Elite Yearbook 1997 - Digital Signal Processing Solutions from Europe’s leading Universities, 1998.","chicago":"Platzner, Marco, Bernhard Rinner, and Reinhold Weiss. <i>A Distributed Computer Architecture for Fast Qualitative Simulation </i>. Texas Instruments, The Elite Yearbook 1997 - Digital Signal Processing Solutions from Europe’s leading Universities, 1998.","mla":"Platzner, Marco, et al. <i>A Distributed Computer Architecture for Fast Qualitative Simulation </i>. Texas Instruments, The Elite Yearbook 1997 - Digital Signal Processing Solutions from Europe’s leading Universities, 1998, pp. 106–07.","bibtex":"@book{Platzner_Rinner_Weiss_1998, title={A Distributed Computer Architecture for Fast Qualitative Simulation }, publisher={Texas Instruments, The Elite Yearbook 1997 - Digital Signal Processing Solutions from Europe’s leading Universities}, author={Platzner, Marco and Rinner, Bernhard and Weiss, Reinhold}, year={1998}, pages={106–107} }","ama":"Platzner M, Rinner B, Weiss R. <i>A Distributed Computer Architecture for Fast Qualitative Simulation </i>. Texas Instruments, The Elite Yearbook 1997 - Digital Signal Processing Solutions from Europe’s leading Universities; 1998:106-107."},"type":"misc","department":[{"_id":"78"}],"date_created":"2019-09-30T09:33:27Z","date_updated":"2022-01-06T06:51:36Z","title":"A Distributed Computer Architecture for Fast Qualitative Simulation ","year":"1998","status":"public","author":[{"id":"398","first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco"},{"full_name":"Rinner, Bernhard","first_name":"Bernhard","last_name":"Rinner"},{"full_name":"Weiss, Reinhold","first_name":"Reinhold","last_name":"Weiss"}],"user_id":"398","page":"106-107","language":[{"iso":"eng"}],"_id":"13464","publisher":"Texas Instruments, The Elite Yearbook 1997 - Digital Signal Processing Solutions from Europe's leading Universities"},{"publication":"Proceedings of the 8th International Workshop on Field Programmable Logic and Applications (FPL) ","extern":"1","date_created":"2019-10-04T20:46:34Z","department":[{"_id":"78"}],"type":"conference","publication_identifier":{"issn":["0302-9743","1611-3349"],"isbn":["9783540649489","9783540680666"]},"author":[{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"},{"last_name":"De Micheli","first_name":"Giovanni","full_name":"De Micheli, Giovanni"}],"title":"Acceleration of satisfiability algorithms by reconfigurable hardware","year":"1998","date_updated":"2022-01-06T06:51:40Z","publication_status":"published","series_title":"LNCS","language":[{"iso":"eng"}],"doi":"10.1007/bfb0055234","citation":{"ama":"Platzner M, De Micheli G. Acceleration of satisfiability algorithms by reconfigurable hardware. In: <i>Proceedings of the 8th International Workshop on Field Programmable Logic and Applications (FPL) </i>. LNCS. Berlin, Heidelberg: Springer ; 1998:69-78. doi:<a href=\"https://doi.org/10.1007/bfb0055234\">10.1007/bfb0055234</a>","bibtex":"@inproceedings{Platzner_De Micheli_1998, place={Berlin, Heidelberg}, series={LNCS}, title={Acceleration of satisfiability algorithms by reconfigurable hardware}, DOI={<a href=\"https://doi.org/10.1007/bfb0055234\">10.1007/bfb0055234</a>}, booktitle={Proceedings of the 8th International Workshop on Field Programmable Logic and Applications (FPL) }, publisher={Springer }, author={Platzner, Marco and De Micheli, Giovanni}, year={1998}, pages={69–78}, collection={LNCS} }","mla":"Platzner, Marco, and Giovanni De Micheli. “Acceleration of Satisfiability Algorithms by Reconfigurable Hardware.” <i>Proceedings of the 8th International Workshop on Field Programmable Logic and Applications (FPL) </i>, Springer , 1998, pp. 69–78, doi:<a href=\"https://doi.org/10.1007/bfb0055234\">10.1007/bfb0055234</a>.","short":"M. Platzner, G. De Micheli, in: Proceedings of the 8th International Workshop on Field Programmable Logic and Applications (FPL) , Springer , Berlin, Heidelberg, 1998, pp. 69–78.","chicago":"Platzner, Marco, and Giovanni De Micheli. “Acceleration of Satisfiability Algorithms by Reconfigurable Hardware.” In <i>Proceedings of the 8th International Workshop on Field Programmable Logic and Applications (FPL) </i>, 69–78. LNCS. Berlin, Heidelberg: Springer , 1998. <a href=\"https://doi.org/10.1007/bfb0055234\">https://doi.org/10.1007/bfb0055234</a>.","apa":"Platzner, M., &#38; De Micheli, G. (1998). Acceleration of satisfiability algorithms by reconfigurable hardware. In <i>Proceedings of the 8th International Workshop on Field Programmable Logic and Applications (FPL) </i> (pp. 69–78). Berlin, Heidelberg: Springer . <a href=\"https://doi.org/10.1007/bfb0055234\">https://doi.org/10.1007/bfb0055234</a>","ieee":"M. Platzner and G. De Micheli, “Acceleration of satisfiability algorithms by reconfigurable hardware,” in <i>Proceedings of the 8th International Workshop on Field Programmable Logic and Applications (FPL) </i>, 1998, pp. 69–78."},"place":"Berlin, Heidelberg","status":"public","_id":"13606","publisher":"Springer ","page":"69-78","user_id":"398"},{"page":"13-18","_id":"10609","language":[{"iso":"eng"}],"publisher":"Springer","user_id":"398","volume":114,"year":"1997","title":"A Computer Architecture to Support Qualitative Simulation in Industrial Applications","status":"public","author":[{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner","id":"398"},{"full_name":"Rinner, Bernhard","first_name":"Bernhard","last_name":"Rinner"},{"full_name":"Weiss, Reinhold","last_name":"Weiss","first_name":"Reinhold"}],"date_updated":"2022-01-06T06:50:47Z","intvolume":"       114","date_created":"2019-07-10T09:23:09Z","type":"journal_article","department":[{"_id":"78"}],"publication":"e & i Elektrotechnik und Informationstechnik","citation":{"ieee":"M. Platzner, B. Rinner, and R. Weiss, “A Computer Architecture to Support Qualitative Simulation in Industrial Applications,” <i>e &#38; i Elektrotechnik und Informationstechnik</i>, vol. 114, pp. 13–18, 1997.","apa":"Platzner, M., Rinner, B., &#38; Weiss, R. (1997). A Computer Architecture to Support Qualitative Simulation in Industrial Applications. <i>E &#38; i Elektrotechnik Und Informationstechnik</i>, <i>114</i>, 13–18.","short":"M. Platzner, B. Rinner, R. Weiss, E &#38; i Elektrotechnik Und Informationstechnik 114 (1997) 13–18.","chicago":"Platzner, Marco, Bernhard Rinner, and Reinhold Weiss. “A Computer Architecture to Support Qualitative Simulation in Industrial Applications.” <i>E &#38; i Elektrotechnik Und Informationstechnik</i> 114 (1997): 13–18.","mla":"Platzner, Marco, et al. “A Computer Architecture to Support Qualitative Simulation in Industrial Applications.” <i>E &#38; i Elektrotechnik Und Informationstechnik</i>, vol. 114, Springer, 1997, pp. 13–18.","bibtex":"@article{Platzner_Rinner_Weiss_1997, title={A Computer Architecture to Support Qualitative Simulation in Industrial Applications}, volume={114}, journal={e &#38; i Elektrotechnik und Informationstechnik}, publisher={Springer}, author={Platzner, Marco and Rinner, Bernhard and Weiss, Reinhold}, year={1997}, pages={13–18} }","ama":"Platzner M, Rinner B, Weiss R. A Computer Architecture to Support Qualitative Simulation in Industrial Applications. <i>e &#38; i Elektrotechnik und Informationstechnik</i>. 1997;114:13-18."},"extern":"1"},{"author":[{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"},{"first_name":"Bernhard","last_name":"Rinner","full_name":"Rinner, Bernhard"},{"full_name":"Weiss, Reinhold","first_name":"Reinhold","last_name":"Weiss"}],"title":"Parallel qualitative simulation","status":"public","year":"1997","intvolume":"         5","date_updated":"2022-01-06T06:50:50Z","publisher":"Elsevier","_id":"10724","language":[{"iso":"eng"}],"page":"623-638","volume":5,"doi":"10.1016/s0928-4869(97)00008-6","user_id":"398","citation":{"chicago":"Platzner, Marco, Bernhard Rinner, and Reinhold Weiss. “Parallel Qualitative Simulation.” <i>Simulation Practice and Theory</i> 5, no. 7–8 (1997): 623–38. <a href=\"https://doi.org/10.1016/s0928-4869(97)00008-6\">https://doi.org/10.1016/s0928-4869(97)00008-6</a>.","short":"M. Platzner, B. Rinner, R. Weiss, Simulation Practice and Theory 5 (1997) 623–638.","apa":"Platzner, M., Rinner, B., &#38; Weiss, R. (1997). Parallel qualitative simulation. <i>Simulation Practice and Theory</i>, <i>5</i>(7–8), 623–638. <a href=\"https://doi.org/10.1016/s0928-4869(97)00008-6\">https://doi.org/10.1016/s0928-4869(97)00008-6</a>","ieee":"M. Platzner, B. Rinner, and R. Weiss, “Parallel qualitative simulation,” <i>Simulation Practice and Theory</i>, vol. 5, no. 7–8, pp. 623–638, 1997.","ama":"Platzner M, Rinner B, Weiss R. Parallel qualitative simulation. <i>Simulation Practice and Theory</i>. 1997;5(7-8):623-638. doi:<a href=\"https://doi.org/10.1016/s0928-4869(97)00008-6\">10.1016/s0928-4869(97)00008-6</a>","bibtex":"@article{Platzner_Rinner_Weiss_1997, title={Parallel qualitative simulation}, volume={5}, DOI={<a href=\"https://doi.org/10.1016/s0928-4869(97)00008-6\">10.1016/s0928-4869(97)00008-6</a>}, number={7–8}, journal={Simulation Practice and Theory}, publisher={Elsevier}, author={Platzner, Marco and Rinner, Bernhard and Weiss, Reinhold}, year={1997}, pages={623–638} }","mla":"Platzner, Marco, et al. “Parallel Qualitative Simulation.” <i>Simulation Practice and Theory</i>, vol. 5, no. 7–8, Elsevier, 1997, pp. 623–38, doi:<a href=\"https://doi.org/10.1016/s0928-4869(97)00008-6\">10.1016/s0928-4869(97)00008-6</a>."},"publication":"Simulation Practice and Theory","issue":"7-8","extern":"1","date_created":"2019-07-10T11:54:16Z","department":[{"_id":"78"}],"type":"journal_article"},{"user_id":"398","volume":3166,"language":[{"iso":"eng"}],"_id":"13603","date_updated":"2022-01-06T06:51:40Z","intvolume":"      3166","title":"Fast Signature Segmentation on a Multi-DSP Architecture","year":"1997","status":"public","author":[{"id":"398","full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner"},{"first_name":"Liliane","last_name":"Peters","full_name":"Peters, Liliane"}],"type":"conference","department":[{"_id":"78"}],"date_created":"2019-10-04T20:40:55Z","extern":"1","publication":"Proceedings of the SPIE: Conference on Parallel and Distributed Methods for Image Processing","citation":{"ieee":"M. Platzner and L. Peters, “Fast Signature Segmentation on a Multi-DSP Architecture,” in <i>Proceedings of the SPIE: Conference on Parallel and Distributed Methods for Image Processing</i>, 1997, vol. 3166.","apa":"Platzner, M., &#38; Peters, L. (1997). Fast Signature Segmentation on a Multi-DSP Architecture. In <i>Proceedings of the SPIE: Conference on Parallel and Distributed Methods for Image Processing</i> (Vol. 3166).","chicago":"Platzner, Marco, and Liliane Peters. “Fast Signature Segmentation on a Multi-DSP Architecture.” In <i>Proceedings of the SPIE: Conference on Parallel and Distributed Methods for Image Processing</i>, Vol. 3166, 1997.","short":"M. Platzner, L. Peters, in: Proceedings of the SPIE: Conference on Parallel and Distributed Methods for Image Processing, 1997.","mla":"Platzner, Marco, and Liliane Peters. “Fast Signature Segmentation on a Multi-DSP Architecture.” <i>Proceedings of the SPIE: Conference on Parallel and Distributed Methods for Image Processing</i>, vol. 3166, 1997.","bibtex":"@inproceedings{Platzner_Peters_1997, title={Fast Signature Segmentation on a Multi-DSP Architecture}, volume={3166}, booktitle={Proceedings of the SPIE: Conference on Parallel and Distributed Methods for Image Processing}, author={Platzner, Marco and Peters, Liliane}, year={1997} }","ama":"Platzner M, Peters L. Fast Signature Segmentation on a Multi-DSP Architecture. In: <i>Proceedings of the SPIE: Conference on Parallel and Distributed Methods for Image Processing</i>. Vol 3166. ; 1997."}},{"publication":"Proceedings of the 8th International Conference on Signal Processing Applications & Technology (ICSPAT)","citation":{"mla":"Röwekamp, Thomas, et al. “Specialized Architectures for Optical Flow Computation: A Performance Comparison of ASIC, DSP, and Multi-DSP.” <i>Proceedings of the 8th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1997, pp. 829–33.","ama":"Röwekamp T, Platzner M, Peters L. Specialized Architectures for Optical Flow Computation: A Performance Comparison of ASIC, DSP, and Multi-DSP. In: <i>Proceedings of the 8th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>. ; 1997:829-833.","bibtex":"@inproceedings{Röwekamp_Platzner_Peters_1997, title={Specialized Architectures for Optical Flow Computation: A Performance Comparison of ASIC, DSP, and Multi-DSP}, booktitle={Proceedings of the 8th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)}, author={Röwekamp, Thomas and Platzner, Marco and Peters, Liliane }, year={1997}, pages={829–833} }","apa":"Röwekamp, T., Platzner, M., &#38; Peters, L. (1997). Specialized Architectures for Optical Flow Computation: A Performance Comparison of ASIC, DSP, and Multi-DSP. In <i>Proceedings of the 8th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i> (pp. 829–833).","ieee":"T. Röwekamp, M. Platzner, and L. Peters, “Specialized Architectures for Optical Flow Computation: A Performance Comparison of ASIC, DSP, and Multi-DSP,” in <i>Proceedings of the 8th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1997, pp. 829–833.","short":"T. Röwekamp, M. Platzner, L. Peters, in: Proceedings of the 8th International Conference on Signal Processing Applications &#38; Technology (ICSPAT), 1997, pp. 829–833.","chicago":"Röwekamp, Thomas, Marco Platzner, and Liliane  Peters. “Specialized Architectures for Optical Flow Computation: A Performance Comparison of ASIC, DSP, and Multi-DSP.” In <i>Proceedings of the 8th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 829–33, 1997."},"extern":"1","date_created":"2019-10-04T20:43:29Z","type":"conference","department":[{"_id":"78"}],"title":"Specialized Architectures for Optical Flow Computation: A Performance Comparison of ASIC, DSP, and Multi-DSP","year":"1997","status":"public","author":[{"last_name":"Röwekamp","first_name":"Thomas","full_name":"Röwekamp, Thomas"},{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"},{"full_name":"Peters, Liliane ","last_name":"Peters","first_name":"Liliane "}],"date_updated":"2022-01-06T06:51:40Z","page":"829-833","language":[{"iso":"eng"}],"_id":"13604","user_id":"398"},{"user_id":"398","_id":"13602","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:51:40Z","year":"1996","status":"public","title":"A Multi-DSP System with Dynamically Reconfigurable Processors","author":[{"full_name":"Lind, Erich","first_name":"Erich","last_name":"Lind"},{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"},{"full_name":"Rinner, Bernhard ","first_name":"Bernhard ","last_name":"Rinner"}],"type":"conference","department":[{"_id":"78"}],"date_created":"2019-10-04T20:37:59Z","extern":"1","publication":"Proceedings of the 7th International Conference on Signal Processing Applications & Technology (ICSPAT)","citation":{"short":"E. Lind, M. Platzner, B. Rinner, in: Proceedings of the 7th International Conference on Signal Processing Applications &#38; Technology (ICSPAT), 1996.","chicago":"Lind, Erich, Marco Platzner, and Bernhard  Rinner. “A Multi-DSP System with Dynamically Reconfigurable Processors.” In <i>Proceedings of the 7th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1996.","apa":"Lind, E., Platzner, M., &#38; Rinner, B. (1996). A Multi-DSP System with Dynamically Reconfigurable Processors. In <i>Proceedings of the 7th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>.","ieee":"E. Lind, M. Platzner, and B. Rinner, “A Multi-DSP System with Dynamically Reconfigurable Processors,” in <i>Proceedings of the 7th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1996.","ama":"Lind E, Platzner M, Rinner B. A Multi-DSP System with Dynamically Reconfigurable Processors. In: <i>Proceedings of the 7th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>. ; 1996.","bibtex":"@inproceedings{Lind_Platzner_Rinner_1996, title={A Multi-DSP System with Dynamically Reconfigurable Processors}, booktitle={Proceedings of the 7th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)}, author={Lind, Erich and Platzner, Marco and Rinner, Bernhard }, year={1996} }","mla":"Lind, Erich, et al. “A Multi-DSP System with Dynamically Reconfigurable Processors.” <i>Proceedings of the 7th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1996."}},{"extern":"1","publication":"J.UCS Journal of Universal Computer Science","citation":{"ieee":"M. Platzner, B. Rinner, and R. Weiss, “Exploiting Parallelism in Constraint Satisfaction for Qualitative Simulation,” <i>J.UCS Journal of Universal Computer Science</i>, vol. 12, pp. 811–820, 1995.","apa":"Platzner, M., Rinner, B., &#38; Weiss, R. (1995). Exploiting Parallelism in Constraint Satisfaction for Qualitative Simulation. <i>J.UCS Journal of Universal Computer Science</i>, <i>12</i>, 811–820.","chicago":"Platzner, Marco, Bernhard Rinner, and Reinhold Weiss. “Exploiting Parallelism in Constraint Satisfaction for Qualitative Simulation.” <i>J.UCS Journal of Universal Computer Science</i> 12 (1995): 811–20.","short":"M. Platzner, B. Rinner, R. Weiss, J.UCS Journal of Universal Computer Science 12 (1995) 811–820.","mla":"Platzner, Marco, et al. “Exploiting Parallelism in Constraint Satisfaction for Qualitative Simulation.” <i>J.UCS Journal of Universal Computer Science</i>, vol. 12, Springer, 1995, pp. 811–20.","bibtex":"@article{Platzner_Rinner_Weiss_1995, title={Exploiting Parallelism in Constraint Satisfaction for Qualitative Simulation}, volume={12}, journal={J.UCS Journal of Universal Computer Science}, publisher={Springer}, author={Platzner, Marco and Rinner, Bernhard and Weiss, Reinhold}, year={1995}, pages={811–820} }","ama":"Platzner M, Rinner B, Weiss R. Exploiting Parallelism in Constraint Satisfaction for Qualitative Simulation. <i>JUCS Journal of Universal Computer Science</i>. 1995;12:811-820."},"type":"journal_article","department":[{"_id":"78"}],"date_created":"2019-07-10T09:23:10Z","date_updated":"2022-01-06T06:50:47Z","intvolume":"        12","title":"Exploiting Parallelism in Constraint Satisfaction for Qualitative Simulation","year":"1995","status":"public","author":[{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"},{"last_name":"Rinner","first_name":"Bernhard","full_name":"Rinner, Bernhard"},{"full_name":"Weiss, Reinhold","first_name":"Reinhold","last_name":"Weiss"}],"user_id":"398","volume":12,"page":"811-820","_id":"10610","publisher":"Springer","language":[{"iso":"eng"}]},{"user_id":"398","_id":"13469","language":[{"iso":"eng"}],"publisher":"IEEE CS Press","page":"311-318","date_updated":"2022-01-06T06:51:36Z","author":[{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"},{"first_name":"Bernhard","last_name":"Rinner","full_name":"Rinner, Bernhard"},{"first_name":"Reinhold ","last_name":"Weiss","full_name":"Weiss, Reinhold "}],"status":"public","year":"1995","title":"A Distributed Computer Architecture for Qualitative Simulation based on a Multi-DSP and FPGAs","department":[{"_id":"78"}],"type":"conference","date_created":"2019-09-30T10:56:45Z","extern":"1","citation":{"mla":"Platzner, Marco, et al. “A Distributed Computer Architecture for Qualitative Simulation Based on a Multi-DSP and FPGAs.” <i>Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing </i>, IEEE CS Press, 1995, pp. 311–18.","bibtex":"@inproceedings{Platzner_Rinner_Weiss_1995, title={A Distributed Computer Architecture for Qualitative Simulation based on a Multi-DSP and FPGAs}, booktitle={Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing }, publisher={IEEE CS Press}, author={Platzner, Marco and Rinner, Bernhard and Weiss, Reinhold }, year={1995}, pages={311–318} }","ama":"Platzner M, Rinner B, Weiss R. A Distributed Computer Architecture for Qualitative Simulation based on a Multi-DSP and FPGAs. In: <i>Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing </i>. IEEE CS Press; 1995:311-318.","ieee":"M. Platzner, B. Rinner, and R. Weiss, “A Distributed Computer Architecture for Qualitative Simulation based on a Multi-DSP and FPGAs,” in <i>Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing </i>, 1995, pp. 311–318.","apa":"Platzner, M., Rinner, B., &#38; Weiss, R. (1995). A Distributed Computer Architecture for Qualitative Simulation based on a Multi-DSP and FPGAs. In <i>Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing </i> (pp. 311–318). IEEE CS Press.","short":"M. Platzner, B. Rinner, R. Weiss, in: Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing , IEEE CS Press, 1995, pp. 311–318.","chicago":"Platzner, Marco, Bernhard Rinner, and Reinhold  Weiss. “A Distributed Computer Architecture for Qualitative Simulation Based on a Multi-DSP and FPGAs.” In <i>Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing </i>, 311–18. IEEE CS Press, 1995."},"publication":"Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing "},{"user_id":"398","_id":"13470","language":[{"iso":"eng"}],"date_updated":"2022-01-06T06:51:36Z","conference":{"name":"Robert Ginthör-Kalcsics"},"author":[{"last_name":"Brenner","first_name":"Eugen","full_name":"Brenner, Eugen"},{"full_name":"Ginthör-Kalcsics, Robert","first_name":"Robert","last_name":"Ginthör-Kalcsics"},{"full_name":"Hranitzky, Robert","last_name":"Hranitzky","first_name":"Robert"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"first_name":"Bernhard ","last_name":"Rinner","full_name":"Rinner, Bernhard "},{"last_name":"Steger","first_name":"Christian ","full_name":"Steger, Christian "},{"first_name":"Reinhold","last_name":"Weiss","full_name":"Weiss, Reinhold"}],"title":"High-Performance Simulators Based on Multi-TMS320C40","year":"1995","status":"public","department":[{"_id":"78"}],"type":"conference","date_created":"2019-09-30T11:02:15Z","citation":{"apa":"Brenner, E., Ginthör-Kalcsics, R., Hranitzky, R., Platzner, M., Rinner, B., Steger, C., &#38; Weiss, R. (1995). High-Performance Simulators Based on Multi-TMS320C40. In <i>Proceedings of the 5th Annual Texas Instruments TMS320 Educators Conference</i>.","ieee":"E. Brenner <i>et al.</i>, “High-Performance Simulators Based on Multi-TMS320C40,” in <i>Proceedings of the 5th Annual Texas Instruments TMS320 Educators Conference</i>, 1995.","short":"E. Brenner, R. Ginthör-Kalcsics, R. Hranitzky, M. Platzner, B. Rinner, C. Steger, R. Weiss, in: Proceedings of the 5th Annual Texas Instruments TMS320 Educators Conference, 1995.","chicago":"Brenner, Eugen, Robert Ginthör-Kalcsics, Robert Hranitzky, Marco Platzner, Bernhard  Rinner, Christian  Steger, and Reinhold Weiss. “High-Performance Simulators Based on Multi-TMS320C40.” In <i>Proceedings of the 5th Annual Texas Instruments TMS320 Educators Conference</i>, 1995.","mla":"Brenner, Eugen, et al. “High-Performance Simulators Based on Multi-TMS320C40.” <i>Proceedings of the 5th Annual Texas Instruments TMS320 Educators Conference</i>, 1995.","ama":"Brenner E, Ginthör-Kalcsics R, Hranitzky R, et al. High-Performance Simulators Based on Multi-TMS320C40. In: <i>Proceedings of the 5th Annual Texas Instruments TMS320 Educators Conference</i>. ; 1995.","bibtex":"@inproceedings{Brenner_Ginthör-Kalcsics_Hranitzky_Platzner_Rinner_Steger_Weiss_1995, title={High-Performance Simulators Based on Multi-TMS320C40}, booktitle={Proceedings of the 5th Annual Texas Instruments TMS320 Educators Conference}, author={Brenner, Eugen and Ginthör-Kalcsics, Robert and Hranitzky, Robert and Platzner, Marco and Rinner, Bernhard  and Steger, Christian  and Weiss, Reinhold}, year={1995} }"},"publication":"Proceedings of the 5th Annual Texas Instruments TMS320 Educators Conference"},{"date_updated":"2022-01-06T06:51:36Z","year":"1995","title":"A Special-Purpose Coprocessor for Qualitative Simulation","status":"public","author":[{"full_name":"Friedl, Gerald","first_name":"Gerald","last_name":"Friedl"},{"id":"398","first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco"},{"first_name":"Bernhard","last_name":"Rinner","full_name":"Rinner, Bernhard"}],"user_id":"398","page":"695-698","_id":"13471","language":[{"iso":"eng"}],"publisher":"Springer International Publishing","extern":"1","publication":"Proceedings of the EURO-PAR'95 International Conference on Parallel Processing","citation":{"apa":"Friedl, G., Platzner, M., &#38; Rinner, B. (1995). A Special-Purpose Coprocessor for Qualitative Simulation. In <i>Proceedings of the EURO-PAR’95 International Conference on Parallel Processing</i> (pp. 695–698). Springer International Publishing.","ieee":"G. Friedl, M. Platzner, and B. Rinner, “A Special-Purpose Coprocessor for Qualitative Simulation,” in <i>Proceedings of the EURO-PAR’95 International Conference on Parallel Processing</i>, 1995, pp. 695–698.","chicago":"Friedl, Gerald, Marco Platzner, and Bernhard Rinner. “A Special-Purpose Coprocessor for Qualitative Simulation.” In <i>Proceedings of the EURO-PAR’95 International Conference on Parallel Processing</i>, 695–98. Springer International Publishing, 1995.","short":"G. Friedl, M. Platzner, B. Rinner, in: Proceedings of the EURO-PAR’95 International Conference on Parallel Processing, Springer International Publishing, 1995, pp. 695–698.","mla":"Friedl, Gerald, et al. “A Special-Purpose Coprocessor for Qualitative Simulation.” <i>Proceedings of the EURO-PAR’95 International Conference on Parallel Processing</i>, Springer International Publishing, 1995, pp. 695–98.","ama":"Friedl G, Platzner M, Rinner B. A Special-Purpose Coprocessor for Qualitative Simulation. In: <i>Proceedings of the EURO-PAR’95 International Conference on Parallel Processing</i>. Springer International Publishing; 1995:695-698.","bibtex":"@inproceedings{Friedl_Platzner_Rinner_1995, title={A Special-Purpose Coprocessor for Qualitative Simulation}, booktitle={Proceedings of the EURO-PAR’95 International Conference on Parallel Processing}, publisher={Springer International Publishing}, author={Friedl, Gerald and Platzner, Marco and Rinner, Bernhard}, year={1995}, pages={695–698} }"},"type":"conference","department":[{"_id":"78"}],"date_created":"2019-09-30T11:15:06Z"},{"date_updated":"2022-01-06T06:51:36Z","title":"Parallel Qualitative Simulation","status":"public","year":"1995","author":[{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"},{"full_name":"Rinner, Bernhard","last_name":"Rinner","first_name":"Bernhard"},{"full_name":"Weiss, Reinhold ","first_name":"Reinhold ","last_name":"Weiss"}],"user_id":"398","page":"231-236","publisher":"Elsevier","_id":"13472","language":[{"iso":"eng"}],"extern":"1","publication":"Proceedings of the EUROSIM Congress","citation":{"mla":"Platzner, Marco, et al. “Parallel Qualitative Simulation.” <i>Proceedings of the EUROSIM Congress</i>, Elsevier, 1995, pp. 231–36.","apa":"Platzner, M., Rinner, B., &#38; Weiss, R. (1995). Parallel Qualitative Simulation. In <i>Proceedings of the EUROSIM Congress</i> (pp. 231–236). Elsevier.","ieee":"M. Platzner, B. Rinner, and R. Weiss, “Parallel Qualitative Simulation,” in <i>Proceedings of the EUROSIM Congress</i>, 1995, pp. 231–236.","short":"M. Platzner, B. Rinner, R. Weiss, in: Proceedings of the EUROSIM Congress, Elsevier, 1995, pp. 231–236.","ama":"Platzner M, Rinner B, Weiss R. Parallel Qualitative Simulation. In: <i>Proceedings of the EUROSIM Congress</i>. Elsevier; 1995:231-236.","chicago":"Platzner, Marco, Bernhard Rinner, and Reinhold  Weiss. “Parallel Qualitative Simulation.” In <i>Proceedings of the EUROSIM Congress</i>, 231–36. Elsevier, 1995.","bibtex":"@inproceedings{Platzner_Rinner_Weiss_1995, title={Parallel Qualitative Simulation}, booktitle={Proceedings of the EUROSIM Congress}, publisher={Elsevier}, author={Platzner, Marco and Rinner, Bernhard and Weiss, Reinhold }, year={1995}, pages={231–236} }"},"type":"conference","department":[{"_id":"78"}],"date_created":"2019-09-30T11:16:45Z"},{"user_id":"398","language":[{"iso":"eng"}],"_id":"13473","publisher":"ISCA","page":"494-501","date_updated":"2022-01-06T06:51:36Z","author":[{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"},{"full_name":"Rinner, Bernhard","last_name":"Rinner","first_name":"Bernhard"}],"year":"1995","status":"public","title":"Improving Performance of the Qualitative Simulator QSIM - Design and Implementation of a Specialized Computer Architecture","department":[{"_id":"78"}],"type":"conference","date_created":"2019-09-30T11:19:05Z","extern":"1","citation":{"ieee":"M. Platzner and B. Rinner, “Improving Performance of the Qualitative Simulator QSIM - Design and Implementation of a Specialized Computer Architecture,” in <i>Proceedings of the PDCS International Conference on Parallel and Distributed Computing Systems</i>, 1995, pp. 494–501.","apa":"Platzner, M., &#38; Rinner, B. (1995). Improving Performance of the Qualitative Simulator QSIM - Design and Implementation of a Specialized Computer Architecture. In <i>Proceedings of the PDCS International Conference on Parallel and Distributed Computing Systems</i> (pp. 494–501). ISCA.","chicago":"Platzner, Marco, and Bernhard Rinner. “Improving Performance of the Qualitative Simulator QSIM - Design and Implementation of a Specialized Computer Architecture.” In <i>Proceedings of the PDCS International Conference on Parallel and Distributed Computing Systems</i>, 494–501. ISCA, 1995.","short":"M. Platzner, B. Rinner, in: Proceedings of the PDCS International Conference on Parallel and Distributed Computing Systems, ISCA, 1995, pp. 494–501.","mla":"Platzner, Marco, and Bernhard Rinner. “Improving Performance of the Qualitative Simulator QSIM - Design and Implementation of a Specialized Computer Architecture.” <i>Proceedings of the PDCS International Conference on Parallel and Distributed Computing Systems</i>, ISCA, 1995, pp. 494–501.","bibtex":"@inproceedings{Platzner_Rinner_1995, title={Improving Performance of the Qualitative Simulator QSIM - Design and Implementation of a Specialized Computer Architecture}, booktitle={Proceedings of the PDCS International Conference on Parallel and Distributed Computing Systems}, publisher={ISCA}, author={Platzner, Marco and Rinner, Bernhard}, year={1995}, pages={494–501} }","ama":"Platzner M, Rinner B. Improving Performance of the Qualitative Simulator QSIM - Design and Implementation of a Specialized Computer Architecture. In: <i>Proceedings of the PDCS International Conference on Parallel and Distributed Computing Systems</i>. ISCA; 1995:494-501."},"publication":"Proceedings of the PDCS International Conference on Parallel and Distributed Computing Systems"},{"author":[{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner","id":"398"},{"last_name":"Rinner","first_name":"Bernhard","full_name":"Rinner, Bernhard"}],"year":"1995","status":"public","title":"High-Performance Qualitative Simulation on a Multi-DSP Architecture","date_updated":"2022-01-06T06:51:36Z","language":[{"iso":"eng"}],"_id":"13474","user_id":"398","citation":{"mla":"Platzner, Marco, and Bernhard Rinner. “High-Performance Qualitative Simulation on a Multi-DSP Architecture.” <i>Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1995.","ama":"Platzner M, Rinner B. High-Performance Qualitative Simulation on a Multi-DSP Architecture. In: <i>Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>. ; 1995.","bibtex":"@inproceedings{Platzner_Rinner_1995, title={High-Performance Qualitative Simulation on a Multi-DSP Architecture}, booktitle={Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)}, author={Platzner, Marco and Rinner, Bernhard}, year={1995} }","apa":"Platzner, M., &#38; Rinner, B. (1995). High-Performance Qualitative Simulation on a Multi-DSP Architecture. In <i>Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>.","ieee":"M. Platzner and B. Rinner, “High-Performance Qualitative Simulation on a Multi-DSP Architecture,” in <i>Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1995.","short":"M. Platzner, B. Rinner, in: Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT), 1995.","chicago":"Platzner, Marco, and Bernhard Rinner. “High-Performance Qualitative Simulation on a Multi-DSP Architecture.” In <i>Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1995."},"publication":"Proceedings of the 6th International Conference on Signal Processing Applications & Technology (ICSPAT)","extern":"1","date_created":"2019-09-30T11:21:14Z","department":[{"_id":"78"}],"type":"conference"},{"extern":"1","citation":{"bibtex":"@inproceedings{Hranitzky_Platzner_1995, title={Design and Implementation of Adaptive Digital Filters on a Multi-TMS320C40 System}, booktitle={Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)}, author={Hranitzky, Robert and Platzner, Marco}, year={1995} }","ama":"Hranitzky R, Platzner M. Design and Implementation of Adaptive Digital Filters on a Multi-TMS320C40 System. In: <i>Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>. ; 1995.","mla":"Hranitzky, Robert, and Marco Platzner. “Design and Implementation of Adaptive Digital Filters on a Multi-TMS320C40 System.” <i>Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1995.","short":"R. Hranitzky, M. Platzner, in: Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT), 1995.","chicago":"Hranitzky, Robert, and Marco Platzner. “Design and Implementation of Adaptive Digital Filters on a Multi-TMS320C40 System.” In <i>Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1995.","ieee":"R. Hranitzky and M. Platzner, “Design and Implementation of Adaptive Digital Filters on a Multi-TMS320C40 System,” in <i>Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1995.","apa":"Hranitzky, R., &#38; Platzner, M. (1995). Design and Implementation of Adaptive Digital Filters on a Multi-TMS320C40 System. In <i>Proceedings of the 6th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>."},"publication":"Proceedings of the 6th International Conference on Signal Processing Applications & Technology (ICSPAT)","department":[{"_id":"78"}],"type":"conference","date_created":"2019-09-30T12:12:00Z","date_updated":"2022-01-06T06:51:36Z","author":[{"full_name":"Hranitzky, Robert","first_name":"Robert","last_name":"Hranitzky"},{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner","id":"398"}],"title":"Design and Implementation of Adaptive Digital Filters on a Multi-TMS320C40 System","status":"public","year":"1995","user_id":"398","language":[{"iso":"eng"}],"_id":"13484"},{"date_created":"2019-09-30T10:53:38Z","department":[{"_id":"78"}],"type":"conference","citation":{"short":"M. Platzner, C. Steger, R. Weiss, in: Proceedings of the 7th Mediterranean Electrotechnical Conference, IEEE Press, 1994.","chicago":"Platzner, Marco, Christian Steger, and Reinhold Weiss. “Experimental Evaluation of Multi-DSP Architectures in High Performance Applications.” In <i>Proceedings of the 7th Mediterranean Electrotechnical Conference</i>. IEEE Press, 1994.","ieee":"M. Platzner, C. Steger, and R. Weiss, “Experimental Evaluation of Multi-DSP Architectures in High Performance Applications,” in <i>Proceedings of the 7th Mediterranean Electrotechnical Conference</i>, 1994.","apa":"Platzner, M., Steger, C., &#38; Weiss, R. (1994). Experimental Evaluation of Multi-DSP Architectures in High Performance Applications. In <i>Proceedings of the 7th Mediterranean Electrotechnical Conference</i>. IEEE Press.","bibtex":"@inproceedings{Platzner_Steger_Weiss_1994, title={Experimental Evaluation of Multi-DSP Architectures in High Performance Applications}, booktitle={Proceedings of the 7th Mediterranean Electrotechnical Conference}, publisher={IEEE Press}, author={Platzner, Marco and Steger, Christian and Weiss, Reinhold}, year={1994} }","ama":"Platzner M, Steger C, Weiss R. Experimental Evaluation of Multi-DSP Architectures in High Performance Applications. In: <i>Proceedings of the 7th Mediterranean Electrotechnical Conference</i>. IEEE Press; 1994.","mla":"Platzner, Marco, et al. “Experimental Evaluation of Multi-DSP Architectures in High Performance Applications.” <i>Proceedings of the 7th Mediterranean Electrotechnical Conference</i>, IEEE Press, 1994."},"publication":"Proceedings of the 7th Mediterranean Electrotechnical Conference","extern":"1","language":[{"iso":"eng"}],"_id":"13468","publisher":"IEEE Press","user_id":"398","author":[{"id":"398","full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner"},{"full_name":"Steger, Christian","first_name":"Christian","last_name":"Steger"},{"full_name":"Weiss, Reinhold","first_name":"Reinhold","last_name":"Weiss"}],"title":"Experimental Evaluation of Multi-DSP Architectures in High Performance Applications","year":"1994","status":"public","date_updated":"2022-01-06T06:51:36Z"},{"date_created":"2019-09-30T09:44:04Z","department":[{"_id":"78"}],"type":"journal_article","citation":{"bibtex":"@article{Platzner_Steger_1993, title={Erfahrungen mit einer Multi-Signalprozessorarchitektur (TMS320C40)}, journal={Mikroelektronik}, author={Platzner, Marco and Steger, Christian}, year={1993} }","ama":"Platzner M, Steger C. Erfahrungen mit einer Multi-Signalprozessorarchitektur (TMS320C40). <i>Mikroelektronik</i>. 1993.","mla":"Platzner, Marco, and Christian Steger. “Erfahrungen mit einer Multi-Signalprozessorarchitektur (TMS320C40).” <i>Mikroelektronik</i>, 1993.","chicago":"Platzner, Marco, and Christian Steger. “Erfahrungen mit einer Multi-Signalprozessorarchitektur (TMS320C40).” <i>Mikroelektronik</i>, 1993.","short":"M. Platzner, C. Steger, Mikroelektronik (1993).","ieee":"M. Platzner and C. Steger, “Erfahrungen mit einer Multi-Signalprozessorarchitektur (TMS320C40),” <i>Mikroelektronik</i>, 1993.","apa":"Platzner, M., &#38; Steger, C. (1993). Erfahrungen mit einer Multi-Signalprozessorarchitektur (TMS320C40). <i>Mikroelektronik</i>."},"publication":"Mikroelektronik","extern":"1","language":[{"iso":"ger"}],"_id":"13466","user_id":"398","author":[{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"},{"last_name":"Steger","first_name":"Christian","full_name":"Steger, Christian"}],"status":"public","title":"Erfahrungen mit einer Multi-Signalprozessorarchitektur (TMS320C40)","year":"1993","date_updated":"2022-01-06T06:51:36Z"},{"department":[{"_id":"78"}],"type":"conference","date_created":"2019-09-30T09:47:53Z","extern":"1","citation":{"apa":"Platzner, M., Steger, C., &#38; Weiss, R. (1993). Performance Measurements on a Multi-DSP Architecture with TMS320C40. In <i>Proceedings of the 4th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>. DSP Associates.","ieee":"M. Platzner, C. Steger, and R. Weiss, “Performance Measurements on a Multi-DSP Architecture with TMS320C40,” in <i>Proceedings of the 4th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, 1993.","short":"M. Platzner, C. Steger, R. Weiss, in: Proceedings of the 4th International Conference on Signal Processing Applications &#38; Technology (ICSPAT), DSP Associates, 1993.","chicago":"Platzner, Marco, Christian Steger, and Reinhold  Weiss. “Performance Measurements on a Multi-DSP Architecture with TMS320C40.” In <i>Proceedings of the 4th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>. DSP Associates, 1993.","mla":"Platzner, Marco, et al. “Performance Measurements on a Multi-DSP Architecture with TMS320C40.” <i>Proceedings of the 4th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>, DSP Associates, 1993.","ama":"Platzner M, Steger C, Weiss R. Performance Measurements on a Multi-DSP Architecture with TMS320C40. In: <i>Proceedings of the 4th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)</i>. DSP Associates; 1993.","bibtex":"@inproceedings{Platzner_Steger_Weiss_1993, title={Performance Measurements on a Multi-DSP Architecture with TMS320C40}, booktitle={Proceedings of the 4th International Conference on Signal Processing Applications &#38; Technology (ICSPAT)}, publisher={DSP Associates}, author={Platzner, Marco and Steger, Christian and Weiss, Reinhold }, year={1993} }"},"publication":"Proceedings of the 4th International Conference on Signal Processing Applications & Technology (ICSPAT)","user_id":"398","_id":"13467","language":[{"iso":"eng"}],"publisher":"DSP Associates","date_updated":"2022-01-06T06:51:36Z","author":[{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"},{"full_name":"Steger, Christian","last_name":"Steger","first_name":"Christian"},{"full_name":"Weiss, Reinhold ","first_name":"Reinhold ","last_name":"Weiss"}],"status":"public","title":"Performance Measurements on a Multi-DSP Architecture with TMS320C40","year":"1993"}]