[{"publication":"To apear in IEEE ISVLSI 2024","type":"conference","status":"public","department":[{"_id":"78"}],"user_id":"64665","_id":"54468","language":[{"iso":"eng"}],"citation":{"chicago":"Awais, Muhammad, Hassan Ghasemzadeh Mohammadi, and Marco Platzner. “DeepApprox: Rapid Deep Learning Based Design Space Exploration of Approximate Circuits via Check-Pointing.” In <i>To Apear in IEEE ISVLSI 2024</i>, 2024.","ieee":"M. Awais, H. Ghasemzadeh Mohammadi, and M. Platzner, “DeepApprox: Rapid Deep Learning based Design Space Exploration of Approximate Circuits via Check-pointing,” presented at the IEEE Computer Society Annual Symposium on VLSI, Knoxville, Tennessee, USA, 2024.","ama":"Awais M, Ghasemzadeh Mohammadi H, Platzner M. DeepApprox: Rapid Deep Learning based Design Space Exploration of Approximate Circuits via Check-pointing. In: <i>To Apear in IEEE ISVLSI 2024</i>. ; 2024.","apa":"Awais, M., Ghasemzadeh Mohammadi, H., &#38; Platzner, M. (2024). DeepApprox: Rapid Deep Learning based Design Space Exploration of Approximate Circuits via Check-pointing. <i>To Apear in IEEE ISVLSI 2024</i>. IEEE Computer Society Annual Symposium on VLSI, Knoxville, Tennessee, USA.","short":"M. Awais, H. Ghasemzadeh Mohammadi, M. Platzner, in: To Apear in IEEE ISVLSI 2024, 2024.","mla":"Awais, Muhammad, et al. “DeepApprox: Rapid Deep Learning Based Design Space Exploration of Approximate Circuits via Check-Pointing.” <i>To Apear in IEEE ISVLSI 2024</i>, 2024.","bibtex":"@inproceedings{Awais_Ghasemzadeh Mohammadi_Platzner_2024, title={DeepApprox: Rapid Deep Learning based Design Space Exploration of Approximate Circuits via Check-pointing}, booktitle={To apear in IEEE ISVLSI 2024}, author={Awais, Muhammad and Ghasemzadeh Mohammadi, Hassan and Platzner, Marco}, year={2024} }"},"year":"2024","date_created":"2024-05-28T08:14:43Z","author":[{"id":"64665","full_name":"Awais, Muhammad","orcid":"https://orcid.org/0000-0003-4148-2969","last_name":"Awais","first_name":"Muhammad"},{"last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","first_name":"Hassan"},{"full_name":"Platzner, Marco","id":"398","last_name":"Platzner","first_name":"Marco"}],"date_updated":"2024-05-29T08:26:29Z","conference":{"end_date":"2024-07-03","location":"Knoxville, Tennessee, USA","name":"IEEE Computer Society Annual Symposium on VLSI","start_date":"2024-07-01"},"title":"DeepApprox: Rapid Deep Learning based Design Space Exploration of Approximate Circuits via Check-pointing"},{"file_date_updated":"2023-07-07T11:14:23Z","user_id":"398","series_title":"Verlagsschriftenreihe des Heinz Nixdorf Instituts","department":[{"_id":"7"},{"_id":"78"}],"project":[{"grant_number":"160364472","_id":"1","name":"SFB 901: SFB 901: On-The-Fly Computing - Individualisierte IT-Dienstleistungen in dynamischen Märkten "},{"name":"SFB 901 - T: SFB 901 - Project Area T","_id":"82"},{"_id":"83","name":"SFB 901 - T1: SFB 901 -Subproject T1"}],"_id":"45899","status":"public","editor":[{"full_name":"Haake, Claus-Jochen","last_name":"Haake","first_name":"Claus-Jochen"},{"first_name":"Friedhelm","last_name":"Meyer auf der Heide","full_name":"Meyer auf der Heide, Friedhelm"},{"last_name":"Platzner","full_name":"Platzner, Marco","first_name":"Marco"},{"full_name":"Wachsmuth, Henning","last_name":"Wachsmuth","first_name":"Henning"},{"first_name":"Heike","last_name":"Wehrheim","full_name":"Wehrheim, Heike"}],"type":"book_chapter","doi":"10.5281/zenodo.8068713","author":[{"full_name":"Boschmann, Alexander","last_name":"Boschmann","first_name":"Alexander"},{"first_name":"Lennart","full_name":"Clausing, Lennart","id":"74287","last_name":"Clausing","orcid":"0000-0003-3789-6034"},{"first_name":"Felix","full_name":"Jentzsch, Felix","id":"55631","last_name":"Jentzsch","orcid":"0000-0003-4987-5708"},{"first_name":"Hassan","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi"},{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"}],"volume":412,"oa":"1","date_updated":"2024-05-02T10:33:26Z","citation":{"ama":"Boschmann A, Clausing L, Jentzsch F, Ghasemzadeh Mohammadi H, Platzner M. Flexible Industrial Analytics on Reconfigurable Systems-On-Chip. In: Haake C-J, Meyer auf der Heide F, Platzner M, Wachsmuth H, Wehrheim H, eds. <i>On-The-Fly Computing -- Individualized IT-Services in Dynamic Markets</i>. Vol 412. Verlagsschriftenreihe des Heinz Nixdorf Instituts. Heinz Nixdorf Institut, Universität Paderborn; 2023:225-236. doi:<a href=\"https://doi.org/10.5281/zenodo.8068713\">10.5281/zenodo.8068713</a>","chicago":"Boschmann, Alexander, Lennart Clausing, Felix Jentzsch, Hassan Ghasemzadeh Mohammadi, and Marco Platzner. “Flexible Industrial Analytics on Reconfigurable Systems-On-Chip.” In <i>On-The-Fly Computing -- Individualized IT-Services in Dynamic Markets</i>, edited by Claus-Jochen Haake, Friedhelm Meyer auf der Heide, Marco Platzner, Henning Wachsmuth, and Heike Wehrheim, 412:225–36. Verlagsschriftenreihe Des Heinz Nixdorf Instituts. Paderborn: Heinz Nixdorf Institut, Universität Paderborn, 2023. <a href=\"https://doi.org/10.5281/zenodo.8068713\">https://doi.org/10.5281/zenodo.8068713</a>.","ieee":"A. Boschmann, L. Clausing, F. Jentzsch, H. Ghasemzadeh Mohammadi, and M. Platzner, “Flexible Industrial Analytics on Reconfigurable Systems-On-Chip,” in <i>On-The-Fly Computing -- Individualized IT-services in dynamic markets</i>, vol. 412, C.-J. Haake, F. Meyer auf der Heide, M. Platzner, H. Wachsmuth, and H. Wehrheim, Eds. Paderborn: Heinz Nixdorf Institut, Universität Paderborn, 2023, pp. 225–236.","mla":"Boschmann, Alexander, et al. “Flexible Industrial Analytics on Reconfigurable Systems-On-Chip.” <i>On-The-Fly Computing -- Individualized IT-Services in Dynamic Markets</i>, edited by Claus-Jochen Haake et al., vol. 412, Heinz Nixdorf Institut, Universität Paderborn, 2023, pp. 225–36, doi:<a href=\"https://doi.org/10.5281/zenodo.8068713\">10.5281/zenodo.8068713</a>.","short":"A. Boschmann, L. Clausing, F. Jentzsch, H. Ghasemzadeh Mohammadi, M. Platzner, in: C.-J. Haake, F. Meyer auf der Heide, M. Platzner, H. Wachsmuth, H. Wehrheim (Eds.), On-The-Fly Computing -- Individualized IT-Services in Dynamic Markets, Heinz Nixdorf Institut, Universität Paderborn, Paderborn, 2023, pp. 225–236.","bibtex":"@inbook{Boschmann_Clausing_Jentzsch_Ghasemzadeh Mohammadi_Platzner_2023, place={Paderborn}, series={Verlagsschriftenreihe des Heinz Nixdorf Instituts}, title={Flexible Industrial Analytics on Reconfigurable Systems-On-Chip}, volume={412}, DOI={<a href=\"https://doi.org/10.5281/zenodo.8068713\">10.5281/zenodo.8068713</a>}, booktitle={On-The-Fly Computing -- Individualized IT-services in dynamic markets}, publisher={Heinz Nixdorf Institut, Universität Paderborn}, author={Boschmann, Alexander and Clausing, Lennart and Jentzsch, Felix and Ghasemzadeh Mohammadi, Hassan and Platzner, Marco}, editor={Haake, Claus-Jochen and Meyer auf der Heide, Friedhelm and Platzner, Marco and Wachsmuth, Henning and Wehrheim, Heike}, year={2023}, pages={225–236}, collection={Verlagsschriftenreihe des Heinz Nixdorf Instituts} }","apa":"Boschmann, A., Clausing, L., Jentzsch, F., Ghasemzadeh Mohammadi, H., &#38; Platzner, M. (2023). Flexible Industrial Analytics on Reconfigurable Systems-On-Chip. In C.-J. Haake, F. Meyer auf der Heide, M. Platzner, H. Wachsmuth, &#38; H. Wehrheim (Eds.), <i>On-The-Fly Computing -- Individualized IT-services in dynamic markets</i> (Vol. 412, pp. 225–236). Heinz Nixdorf Institut, Universität Paderborn. <a href=\"https://doi.org/10.5281/zenodo.8068713\">https://doi.org/10.5281/zenodo.8068713</a>"},"page":"225-236","intvolume":"       412","place":"Paderborn","has_accepted_license":"1","language":[{"iso":"eng"}],"ddc":["004"],"file":[{"relation":"main_file","content_type":"application/pdf","access_level":"open_access","file_name":"T1-Chapter-SFB-Buch-Final.pdf","file_id":"45900","file_size":468973,"date_created":"2023-07-07T08:36:40Z","creator":"florida","date_updated":"2023-07-07T11:14:23Z"}],"publication":"On-The-Fly Computing -- Individualized IT-services in dynamic markets","title":"Flexible Industrial Analytics on Reconfigurable Systems-On-Chip","date_created":"2023-07-07T08:36:58Z","publisher":"Heinz Nixdorf Institut, Universität Paderborn","year":"2023"},{"year":"2021","citation":{"ama":"Awais M, Ghasemzadeh Mohammadi H, Platzner M. LDAX: A Learning-based Fast Design Space Exploration Framework for Approximate Circuit Synthesis. In: <i>Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021</i>. ACM; 2021:27-32. doi:<a href=\"https://doi.org/10.1145/3453688.3461506\">https://doi.org/10.1145/3453688.3461506</a>","chicago":"Awais, Muhammad, Hassan Ghasemzadeh Mohammadi, and Marco Platzner. “LDAX: A Learning-Based Fast Design Space Exploration Framework for Approximate Circuit Synthesis.” In <i>Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021</i>, 27–32. ACM, 2021. <a href=\"https://doi.org/10.1145/3453688.3461506\">https://doi.org/10.1145/3453688.3461506</a>.","ieee":"M. Awais, H. Ghasemzadeh Mohammadi, and M. Platzner, “LDAX: A Learning-based Fast Design Space Exploration Framework for Approximate Circuit Synthesis,” in <i>Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021</i>, Virtual, 2021, pp. 27–32.","mla":"Awais, Muhammad, et al. “LDAX: A Learning-Based Fast Design Space Exploration Framework for Approximate Circuit Synthesis.” <i>Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021</i>, ACM, 2021, pp. 27–32, doi:<a href=\"https://doi.org/10.1145/3453688.3461506\">https://doi.org/10.1145/3453688.3461506</a>.","short":"M. Awais, H. Ghasemzadeh Mohammadi, M. Platzner, in: Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021, ACM, 2021, pp. 27–32.","bibtex":"@inproceedings{Awais_Ghasemzadeh Mohammadi_Platzner_2021, title={LDAX: A Learning-based Fast Design Space Exploration Framework for Approximate Circuit Synthesis}, DOI={<a href=\"https://doi.org/10.1145/3453688.3461506\">https://doi.org/10.1145/3453688.3461506</a>}, booktitle={Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021}, publisher={ACM}, author={Awais, Muhammad and Ghasemzadeh Mohammadi, Hassan and Platzner, Marco}, year={2021}, pages={27–32} }","apa":"Awais, M., Ghasemzadeh Mohammadi, H., &#38; Platzner, M. (2021). LDAX: A Learning-based Fast Design Space Exploration Framework for Approximate Circuit Synthesis. In <i>Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021</i> (pp. 27–32). Virtual: ACM. <a href=\"https://doi.org/10.1145/3453688.3461506\">https://doi.org/10.1145/3453688.3461506</a>"},"page":"27-32","publication_status":"published","title":"LDAX: A Learning-based Fast Design Space Exploration Framework for Approximate Circuit Synthesis","conference":{"start_date":"2021-06-22","name":"31st ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021","location":"Virtual","end_date":"2021-06-25"},"doi":"https://doi.org/10.1145/3453688.3461506","publisher":"ACM","date_updated":"2022-01-06T06:55:07Z","author":[{"first_name":"Muhammad","id":"64665","full_name":"Awais, Muhammad","orcid":"https://orcid.org/0000-0003-4148-2969","last_name":"Awais"},{"first_name":"Hassan","last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan"},{"first_name":"Marco","last_name":"Platzner","id":"398","full_name":"Platzner, Marco"}],"date_created":"2021-04-13T10:17:47Z","status":"public","type":"conference","publication":"Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021","language":[{"iso":"eng"}],"_id":"21610","user_id":"64665","department":[{"_id":"78"}]},{"language":[{"iso":"eng"}],"user_id":"477","department":[{"_id":"78"}],"project":[{"_id":"83","name":"SFB 901 - T1: SFB 901 -Subproject T1"},{"name":"SFB 901: SFB 901: On-The-Fly Computing - Individualisierte IT-Dienstleistungen in dynamischen Märkten ","_id":"1","grant_number":"160364472"},{"name":"SFB 901 - T: SFB 901 - Project Area T","_id":"82"}],"_id":"30908","status":"public","type":"conference","publication":" Machine Learning and Principles and Practice of Knowledge Discovery in Databases","doi":"https://doi.org/10.1007/978-3-030-93736-2_27","title":"FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics","date_created":"2022-04-18T10:16:55Z","author":[{"full_name":"Ghasemzadeh Mohammadi, Hassan","id":"61186","last_name":"Ghasemzadeh Mohammadi","first_name":"Hassan"},{"orcid":"0000-0003-4987-5708","last_name":"Jentzsch","id":"55631","full_name":"Jentzsch, Felix","first_name":"Felix"},{"first_name":"Maurice","full_name":"Kuschel, Maurice","last_name":"Kuschel"},{"full_name":"Arshad, Rahil ","last_name":"Arshad","first_name":"Rahil "},{"full_name":"Rautmare, Sneha","last_name":"Rautmare","first_name":"Sneha"},{"first_name":"Suraj","last_name":"Manjunatha","full_name":"Manjunatha, Suraj"},{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"},{"last_name":"Boschmann","full_name":"Boschmann, Alexander","first_name":"Alexander"},{"first_name":"Dirk ","full_name":"Schollbach, Dirk ","last_name":"Schollbach"}],"date_updated":"2023-09-15T15:09:07Z","publisher":"Springer","citation":{"bibtex":"@inproceedings{Ghasemzadeh Mohammadi_Jentzsch_Kuschel_Arshad_Rautmare_Manjunatha_Platzner_Boschmann_Schollbach_2021, title={FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics}, DOI={<a href=\"https://doi.org/10.1007/978-3-030-93736-2_27\">https://doi.org/10.1007/978-3-030-93736-2_27</a>}, booktitle={ Machine Learning and Principles and Practice of Knowledge Discovery in Databases}, publisher={Springer}, author={Ghasemzadeh Mohammadi, Hassan and Jentzsch, Felix and Kuschel, Maurice and Arshad, Rahil  and Rautmare, Sneha and Manjunatha, Suraj and Platzner, Marco and Boschmann, Alexander and Schollbach, Dirk }, year={2021} }","short":"H. Ghasemzadeh Mohammadi, F. Jentzsch, M. Kuschel, R. Arshad, S. Rautmare, S. Manjunatha, M. Platzner, A. Boschmann, D. Schollbach, in:  Machine Learning and Principles and Practice of Knowledge Discovery in Databases, Springer, 2021.","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics.” <i> Machine Learning and Principles and Practice of Knowledge Discovery in Databases</i>, Springer, 2021, doi:<a href=\"https://doi.org/10.1007/978-3-030-93736-2_27\">https://doi.org/10.1007/978-3-030-93736-2_27</a>.","apa":"Ghasemzadeh Mohammadi, H., Jentzsch, F., Kuschel, M., Arshad, R., Rautmare, S., Manjunatha, S., Platzner, M., Boschmann, A., &#38; Schollbach, D. (2021). FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics. <i> Machine Learning and Principles and Practice of Knowledge Discovery in Databases</i>. <a href=\"https://doi.org/10.1007/978-3-030-93736-2_27\">https://doi.org/10.1007/978-3-030-93736-2_27</a>","ama":"Ghasemzadeh Mohammadi H, Jentzsch F, Kuschel M, et al. FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics. In: <i> Machine Learning and Principles and Practice of Knowledge Discovery in Databases</i>. Springer; 2021. doi:<a href=\"https://doi.org/10.1007/978-3-030-93736-2_27\">https://doi.org/10.1007/978-3-030-93736-2_27</a>","chicago":"Ghasemzadeh Mohammadi, Hassan, Felix Jentzsch, Maurice Kuschel, Rahil  Arshad, Sneha Rautmare, Suraj Manjunatha, Marco Platzner, Alexander Boschmann, and Dirk  Schollbach. “FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics.” In <i> Machine Learning and Principles and Practice of Knowledge Discovery in Databases</i>. Springer, 2021. <a href=\"https://doi.org/10.1007/978-3-030-93736-2_27\">https://doi.org/10.1007/978-3-030-93736-2_27</a>.","ieee":"H. Ghasemzadeh Mohammadi <i>et al.</i>, “FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics,” 2021, doi: <a href=\"https://doi.org/10.1007/978-3-030-93736-2_27\">https://doi.org/10.1007/978-3-030-93736-2_27</a>."},"year":"2021"},{"author":[{"last_name":"Awais","orcid":"https://orcid.org/0000-0003-4148-2969","full_name":"Awais, Muhammad","id":"64665","first_name":"Muhammad"},{"first_name":"Hassan","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi"},{"full_name":"Platzner, Marco","id":"398","last_name":"Platzner","first_name":"Marco"}],"date_created":"2020-03-02T15:49:38Z","publisher":"ACM","date_updated":"2022-01-06T06:52:45Z","doi":"10.1145/3386263.3406952","conference":{"location":"Beijing, China","name":"ACM Great Lakes Symposium on VLSI (GLSVLSI) 2020"},"title":"A Hybrid Synthesis Methodology for Approximate Circuits","publication_status":"published","page":"421-426","citation":{"mla":"Awais, Muhammad, et al. “A Hybrid Synthesis Methodology for Approximate Circuits.” <i>Proceedings of the 30th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2020</i>, ACM, 2020, pp. 421–26, doi:<a href=\"https://doi.org/10.1145/3386263.3406952\">10.1145/3386263.3406952</a>.","short":"M. Awais, H. Ghasemzadeh Mohammadi, M. Platzner, in: Proceedings of the 30th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2020, ACM, 2020, pp. 421–426.","bibtex":"@inproceedings{Awais_Ghasemzadeh Mohammadi_Platzner_2020, title={A Hybrid Synthesis Methodology for Approximate Circuits}, DOI={<a href=\"https://doi.org/10.1145/3386263.3406952\">10.1145/3386263.3406952</a>}, booktitle={Proceedings of the 30th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2020}, publisher={ACM}, author={Awais, Muhammad and Ghasemzadeh Mohammadi, Hassan and Platzner, Marco}, year={2020}, pages={421–426} }","apa":"Awais, M., Ghasemzadeh Mohammadi, H., &#38; Platzner, M. (2020). A Hybrid Synthesis Methodology for Approximate Circuits. In <i>Proceedings of the 30th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2020</i> (pp. 421–426). Beijing, China: ACM. <a href=\"https://doi.org/10.1145/3386263.3406952\">https://doi.org/10.1145/3386263.3406952</a>","ieee":"M. Awais, H. Ghasemzadeh Mohammadi, and M. Platzner, “A Hybrid Synthesis Methodology for Approximate Circuits,” in <i>Proceedings of the 30th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2020</i>, Beijing, China, 2020, pp. 421–426.","chicago":"Awais, Muhammad, Hassan Ghasemzadeh Mohammadi, and Marco Platzner. “A Hybrid Synthesis Methodology for Approximate Circuits.” In <i>Proceedings of the 30th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2020</i>, 421–26. ACM, 2020. <a href=\"https://doi.org/10.1145/3386263.3406952\">https://doi.org/10.1145/3386263.3406952</a>.","ama":"Awais M, Ghasemzadeh Mohammadi H, Platzner M. A Hybrid Synthesis Methodology for Approximate Circuits. In: <i>Proceedings of the 30th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2020</i>. ACM; 2020:421-426. doi:<a href=\"https://doi.org/10.1145/3386263.3406952\">10.1145/3386263.3406952</a>"},"year":"2020","department":[{"_id":"78"}],"user_id":"64665","_id":"16213","language":[{"iso":"eng"}],"publication":"Proceedings of the 30th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2020","type":"conference","status":"public","abstract":[{"lang":"eng","text":"Automated synthesis of approximate circuits via functional approximations is of prominent importance to provide efficiency in energy, runtime, and chip area required to execute an application. Approximate circuits are usually obtained either through analytical approximation methods leveraging approximate transformations such as bit-width scaling or via iterative search-based optimization methods when a library of approximate components, e.g., approximate adders and multipliers, is available. For the latter, exploring the extremely large design space is challenging in terms of both computations and quality of results. While the combination of both methods can create more room for further approximations, the \\textit{Design Space Exploration}~(DSE) becomes a crucial issue. In this paper, we present such a hybrid synthesis methodology that applies a low-cost analytical method followed by parallel stochastic search-based optimization. We address the DSE challenge through efficient pruning of the design space and skipping unnecessary expensive testing and/or verification steps. The experimental results reveal up to 10.57x area savings in comparison with both purely analytical or search-based approaches. "}]},{"language":[{"iso":"eng"}],"project":[{"name":"SFB 901 - T1: SFB 901 -Subproject T1","_id":"83"},{"name":"SFB 901 - T: SFB 901 - Project Area T","_id":"82"},{"grant_number":"160364472","_id":"1","name":"SFB 901: SFB 901: On-The-Fly Computing - Individualisierte IT-Dienstleistungen in dynamischen Märkten "}],"_id":"20808","user_id":"398","status":"public","type":"conference","publication":"2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)","title":"DeepWind: An Accurate Wind Turbine Condition Monitoring Framework via Deep Learning on Embedded Platforms","doi":"10.1109/etfa46521.2020.9211880","date_updated":"2023-07-09T13:08:07Z","author":[{"first_name":"Hassan","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi"},{"last_name":"Arshad","full_name":"Arshad, Rahil","first_name":"Rahil"},{"full_name":"Rautmare, Sneha","last_name":"Rautmare","first_name":"Sneha"},{"last_name":"Manjunatha","full_name":"Manjunatha, Suraj","first_name":"Suraj"},{"first_name":"Maurice","last_name":"Kuschel","full_name":"Kuschel, Maurice"},{"first_name":"Felix Paul","last_name":"Jentzsch","full_name":"Jentzsch, Felix Paul"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"first_name":"Alexander","last_name":"Boschmann","full_name":"Boschmann, Alexander"},{"first_name":"Dirk","last_name":"Schollbach","full_name":"Schollbach, Dirk"}],"date_created":"2020-12-21T10:03:49Z","year":"2020","citation":{"ama":"Ghasemzadeh Mohammadi H, Arshad R, Rautmare S, et al. DeepWind: An Accurate Wind Turbine Condition Monitoring Framework via Deep Learning on Embedded Platforms. In: <i>2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)</i>. ; 2020. doi:<a href=\"https://doi.org/10.1109/etfa46521.2020.9211880\">10.1109/etfa46521.2020.9211880</a>","apa":"Ghasemzadeh Mohammadi, H., Arshad, R., Rautmare, S., Manjunatha, S., Kuschel, M., Jentzsch, F. P., Platzner, M., Boschmann, A., &#38; Schollbach, D. (2020). DeepWind: An Accurate Wind Turbine Condition Monitoring Framework via Deep Learning on Embedded Platforms. <i>2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)</i>. <a href=\"https://doi.org/10.1109/etfa46521.2020.9211880\">https://doi.org/10.1109/etfa46521.2020.9211880</a>","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “DeepWind: An Accurate Wind Turbine Condition Monitoring Framework via Deep Learning on Embedded Platforms.” <i>2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)</i>, 2020, doi:<a href=\"https://doi.org/10.1109/etfa46521.2020.9211880\">10.1109/etfa46521.2020.9211880</a>.","short":"H. Ghasemzadeh Mohammadi, R. Arshad, S. Rautmare, S. Manjunatha, M. Kuschel, F.P. Jentzsch, M. Platzner, A. Boschmann, D. Schollbach, in: 2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA), 2020.","bibtex":"@inproceedings{Ghasemzadeh Mohammadi_Arshad_Rautmare_Manjunatha_Kuschel_Jentzsch_Platzner_Boschmann_Schollbach_2020, title={DeepWind: An Accurate Wind Turbine Condition Monitoring Framework via Deep Learning on Embedded Platforms}, DOI={<a href=\"https://doi.org/10.1109/etfa46521.2020.9211880\">10.1109/etfa46521.2020.9211880</a>}, booktitle={2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)}, author={Ghasemzadeh Mohammadi, Hassan and Arshad, Rahil and Rautmare, Sneha and Manjunatha, Suraj and Kuschel, Maurice and Jentzsch, Felix Paul and Platzner, Marco and Boschmann, Alexander and Schollbach, Dirk}, year={2020} }","chicago":"Ghasemzadeh Mohammadi, Hassan, Rahil Arshad, Sneha Rautmare, Suraj Manjunatha, Maurice Kuschel, Felix Paul Jentzsch, Marco Platzner, Alexander Boschmann, and Dirk Schollbach. “DeepWind: An Accurate Wind Turbine Condition Monitoring Framework via Deep Learning on Embedded Platforms.” In <i>2020 25th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)</i>, 2020. <a href=\"https://doi.org/10.1109/etfa46521.2020.9211880\">https://doi.org/10.1109/etfa46521.2020.9211880</a>.","ieee":"H. Ghasemzadeh Mohammadi <i>et al.</i>, “DeepWind: An Accurate Wind Turbine Condition Monitoring Framework via Deep Learning on Embedded Platforms,” 2020, doi: <a href=\"https://doi.org/10.1109/etfa46521.2020.9211880\">10.1109/etfa46521.2020.9211880</a>."},"publication_status":"published","publication_identifier":{"isbn":["9781728189567"]}},{"status":"public","type":"journal_article","user_id":"49051","department":[{"_id":"78"}],"project":[{"_id":"12","name":"SFB 901 - Subproject B4"},{"_id":"1","name":"SFB 901"},{"name":"SFB 901 - Project Area B","_id":"3"},{"name":"Computing Resources Provided by the Paderborn Center for Parallel Computing","_id":"52"}],"_id":"3585","citation":{"apa":"Witschen, L. M., Wiersema, T., Ghasemzadeh Mohammadi, H., Awais, M., &#38; Platzner, M. (2019). CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation. <i>Microelectronics Reliability</i>, <i>99</i>, 277–290. <a href=\"https://doi.org/10.1016/j.microrel.2019.04.003\">https://doi.org/10.1016/j.microrel.2019.04.003</a>","bibtex":"@article{Witschen_Wiersema_Ghasemzadeh Mohammadi_Awais_Platzner_2019, title={CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation}, volume={99}, DOI={<a href=\"https://doi.org/10.1016/j.microrel.2019.04.003\">10.1016/j.microrel.2019.04.003</a>}, journal={Microelectronics Reliability}, publisher={Elsevier}, author={Witschen, Linus Matthias and Wiersema, Tobias and Ghasemzadeh Mohammadi, Hassan and Awais, Muhammad and Platzner, Marco}, year={2019}, pages={277–290} }","mla":"Witschen, Linus Matthias, et al. “CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation.” <i>Microelectronics Reliability</i>, vol. 99, Elsevier, 2019, pp. 277–90, doi:<a href=\"https://doi.org/10.1016/j.microrel.2019.04.003\">10.1016/j.microrel.2019.04.003</a>.","short":"L.M. Witschen, T. Wiersema, H. Ghasemzadeh Mohammadi, M. Awais, M. Platzner, Microelectronics Reliability 99 (2019) 277–290.","ama":"Witschen LM, Wiersema T, Ghasemzadeh Mohammadi H, Awais M, Platzner M. CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation. <i>Microelectronics Reliability</i>. 2019;99:277-290. doi:<a href=\"https://doi.org/10.1016/j.microrel.2019.04.003\">10.1016/j.microrel.2019.04.003</a>","ieee":"L. M. Witschen, T. Wiersema, H. Ghasemzadeh Mohammadi, M. Awais, and M. Platzner, “CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation,” <i>Microelectronics Reliability</i>, vol. 99, pp. 277–290, 2019.","chicago":"Witschen, Linus Matthias, Tobias Wiersema, Hassan Ghasemzadeh Mohammadi, Muhammad Awais, and Marco Platzner. “CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation.” <i>Microelectronics Reliability</i> 99 (2019): 277–90. <a href=\"https://doi.org/10.1016/j.microrel.2019.04.003\">https://doi.org/10.1016/j.microrel.2019.04.003</a>."},"page":"277-290","intvolume":"        99","publication_status":"published","publication_identifier":{"issn":["0026-2714"]},"doi":"10.1016/j.microrel.2019.04.003","author":[{"last_name":"Witschen","full_name":"Witschen, Linus Matthias","id":"49051","first_name":"Linus Matthias"},{"id":"3118","full_name":"Wiersema, Tobias","last_name":"Wiersema","first_name":"Tobias"},{"id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi","first_name":"Hassan"},{"first_name":"Muhammad","id":"64665","full_name":"Awais, Muhammad","last_name":"Awais","orcid":"https://orcid.org/0000-0003-4148-2969"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"}],"volume":99,"date_updated":"2022-01-06T06:59:25Z","abstract":[{"text":"Existing approaches and tools for the generation of approximate circuits often lack generality and are restricted to certain circuit types, approximation techniques, and quality assurance methods. Moreover, only few tools are publicly available. This hinders the development and evaluation of new techniques for approximating circuits and their comparison to previous approaches. In this paper, we first analyze and classify related approaches and then present CIRCA, our flexible framework for search-based approximate circuit generation. CIRCA is developed with a focus on modularity and extensibility. We present the architecture of CIRCA with its clear separation into stages and functional blocks, report on the current prototype, and show initial experiments.","lang":"eng"}],"publication":"Microelectronics Reliability","language":[{"iso":"eng"}],"keyword":["Approximate Computing","Framework","Pareto Front","Accuracy"],"year":"2019","title":"CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation","date_created":"2018-07-20T14:08:49Z","publisher":"Elsevier"},{"date_updated":"2022-01-06T06:52:57Z","date_created":"2020-04-25T08:02:07Z","author":[{"first_name":"Linus Matthias","full_name":"Witschen, Linus Matthias","id":"49051","last_name":"Witschen"},{"last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","first_name":"Hassan"},{"full_name":"Artmann, Matthias","last_name":"Artmann","first_name":"Matthias"},{"first_name":"Marco","id":"398","full_name":"Platzner, Marco","last_name":"Platzner"}],"title":"Jump Search: A Fast Technique for the Synthesis of Approximate Circuits","publication_status":"accepted","has_accepted_license":"1","year":"2019","citation":{"apa":"Witschen, L. M., Ghasemzadeh Mohammadi, H., Artmann, M., &#38; Platzner, M. (n.d.). Jump Search: A Fast Technique for the Synthesis of Approximate Circuits. <i>Fourth Workshop on Approximate Computing (AxC 2019)</i>.","short":"L.M. Witschen, H. Ghasemzadeh Mohammadi, M. Artmann, M. Platzner, Fourth Workshop on Approximate Computing (AxC 2019) (n.d.).","bibtex":"@article{Witschen_Ghasemzadeh Mohammadi_Artmann_Platzner, title={Jump Search: A Fast Technique for the Synthesis of Approximate Circuits}, journal={Fourth Workshop on Approximate Computing (AxC 2019)}, author={Witschen, Linus Matthias and Ghasemzadeh Mohammadi, Hassan and Artmann, Matthias and Platzner, Marco} }","mla":"Witschen, Linus Matthias, et al. “Jump Search: A Fast Technique for the Synthesis of Approximate Circuits.” <i>Fourth Workshop on Approximate Computing (AxC 2019)</i>.","ama":"Witschen LM, Ghasemzadeh Mohammadi H, Artmann M, Platzner M. Jump Search: A Fast Technique for the Synthesis of Approximate Circuits. <i>Fourth Workshop on Approximate Computing (AxC 2019)</i>.","chicago":"Witschen, Linus Matthias, Hassan Ghasemzadeh Mohammadi, Matthias Artmann, and Marco Platzner. “Jump Search: A Fast Technique for the Synthesis of Approximate Circuits.” <i>Fourth Workshop on Approximate Computing (AxC 2019)</i>, n.d.","ieee":"L. M. Witschen, H. Ghasemzadeh Mohammadi, M. Artmann, and M. Platzner, “Jump Search: A Fast Technique for the Synthesis of Approximate Circuits,” <i>Fourth Workshop on Approximate Computing (AxC 2019)</i>. ."},"page":"2","project":[{"_id":"52","name":"Computing Resources Provided by the Paderborn Center for Parallel Computing"}],"_id":"16853","user_id":"49051","department":[{"_id":"78"}],"ddc":["006"],"keyword":["Approximate computing","parameter selection","search space exploration","verification","circuit synthesis"],"language":[{"iso":"eng"}],"file_date_updated":"2020-04-25T08:00:35Z","type":"preprint","publication":"Fourth Workshop on Approximate Computing (AxC 2019)","abstract":[{"lang":"eng","text":"State-of-the-art frameworks for generating approximate circuits usually rely on information gained through circuit synthesis and/or verification to explore the search space and to find an optimal solution. Throughout the process, a large number of circuits may be subject to processing, leading to considerable runtimes. In this work, we propose a search which takes error bounds and pre-computed impact factors into account to reduce the number of invoked synthesis and verification processes. In our experimental results, we achieved speed-ups of up to 76x while area savings remain comparable to the reference search method, simulated annealing."}],"file":[{"content_type":"application/pdf","success":1,"relation":"main_file","date_updated":"2020-04-25T08:00:35Z","date_created":"2020-04-25T08:00:35Z","creator":"witschen","file_size":152806,"file_name":"AxC19_paper_3.pdf","access_level":"closed","file_id":"16854"}],"status":"public"},{"abstract":[{"lang":"eng","text":"State-of-the-art frameworks for generating approximate circuits automatically explore the search space in an iterative process - often greedily. Synthesis and verification processes are invoked in each iteration to evaluate the found solutions and to guide the search algorithm. As a result, a large number of approximate circuits is subjected to analysis - leading to long runtimes - but only a few approximate circuits might form an acceptable solution.\r\n\r\nIn this paper, we present our Jump Search (JS) method which seeks to reduce the runtime of an approximation process by reducing the number of expensive synthesis and verification steps. To reduce the runtime, JS computes impact factors for each approximation candidate in the circuit to create a selection of approximate circuits without invoking synthesis or verification processes. We denote the selection as path from which JS determines the final solution. In our experimental results, JS achieved speed-ups of up to 57x while area savings remain comparable to the reference search method, Simulated Annealing."}],"publication":"Proceedings of the 2019 on Great Lakes Symposium on VLSI  - GLSVLSI '19","keyword":["Approximate computing","design automation","parameter selection","circuit synthesis"],"language":[{"iso":"eng"}],"year":"2019","title":"Jump Search: A Fast Technique for the Synthesis of Approximate Circuits","publisher":"ACM","date_created":"2019-07-08T15:13:10Z","status":"public","type":"conference","_id":"10577","project":[{"_id":"52","name":"Computing Resources Provided by the Paderborn Center for Parallel Computing"}],"department":[{"_id":"78"}],"user_id":"49051","place":"New York, NY, USA","citation":{"apa":"Witschen, L. M., Ghasemzadeh Mohammadi, H., Artmann, M., &#38; Platzner, M. (2019). Jump Search: A Fast Technique for the Synthesis of Approximate Circuits. In <i>Proceedings of the 2019 on Great Lakes Symposium on VLSI  - GLSVLSI ’19</i>. New York, NY, USA: ACM. <a href=\"https://doi.org/10.1145/3299874.3317998\">https://doi.org/10.1145/3299874.3317998</a>","mla":"Witschen, Linus Matthias, et al. “Jump Search: A Fast Technique for the Synthesis of Approximate Circuits.” <i>Proceedings of the 2019 on Great Lakes Symposium on VLSI  - GLSVLSI ’19</i>, ACM, 2019, doi:<a href=\"https://doi.org/10.1145/3299874.3317998\">10.1145/3299874.3317998</a>.","short":"L.M. Witschen, H. Ghasemzadeh Mohammadi, M. Artmann, M. Platzner, in: Proceedings of the 2019 on Great Lakes Symposium on VLSI  - GLSVLSI ’19, ACM, New York, NY, USA, 2019.","bibtex":"@inproceedings{Witschen_Ghasemzadeh Mohammadi_Artmann_Platzner_2019, place={New York, NY, USA}, title={Jump Search: A Fast Technique for the Synthesis of Approximate Circuits}, DOI={<a href=\"https://doi.org/10.1145/3299874.3317998\">10.1145/3299874.3317998</a>}, booktitle={Proceedings of the 2019 on Great Lakes Symposium on VLSI  - GLSVLSI ’19}, publisher={ACM}, author={Witschen, Linus Matthias and Ghasemzadeh Mohammadi, Hassan and Artmann, Matthias and Platzner, Marco}, year={2019} }","ama":"Witschen LM, Ghasemzadeh Mohammadi H, Artmann M, Platzner M. Jump Search: A Fast Technique for the Synthesis of Approximate Circuits. In: <i>Proceedings of the 2019 on Great Lakes Symposium on VLSI  - GLSVLSI ’19</i>. New York, NY, USA: ACM; 2019. doi:<a href=\"https://doi.org/10.1145/3299874.3317998\">10.1145/3299874.3317998</a>","ieee":"L. M. Witschen, H. Ghasemzadeh Mohammadi, M. Artmann, and M. Platzner, “Jump Search: A Fast Technique for the Synthesis of Approximate Circuits,” in <i>Proceedings of the 2019 on Great Lakes Symposium on VLSI  - GLSVLSI ’19</i>, Tysons Corner, VA, USA, 2019.","chicago":"Witschen, Linus Matthias, Hassan Ghasemzadeh Mohammadi, Matthias Artmann, and Marco Platzner. “Jump Search: A Fast Technique for the Synthesis of Approximate Circuits.” In <i>Proceedings of the 2019 on Great Lakes Symposium on VLSI  - GLSVLSI ’19</i>. New York, NY, USA: ACM, 2019. <a href=\"https://doi.org/10.1145/3299874.3317998\">https://doi.org/10.1145/3299874.3317998</a>."},"publication_identifier":{"isbn":["9781450362528"]},"publication_status":"published","conference":{"end_date":"2019-05-11","location":"Tysons Corner, VA, USA","name":"ACM Great Lakes Symposium on VLSI (GLSVLSI)","start_date":"2019-05-09"},"doi":"10.1145/3299874.3317998","date_updated":"2022-01-06T06:50:45Z","author":[{"first_name":"Linus Matthias","full_name":"Witschen, Linus Matthias","id":"49051","last_name":"Witschen"},{"last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","first_name":"Hassan"},{"full_name":"Artmann, Matthias","last_name":"Artmann","first_name":"Matthias"},{"first_name":"Marco","last_name":"Platzner","id":"398","full_name":"Platzner, Marco"}]},{"ddc":["000"],"keyword":["Approximate Computing","Framework","Pareto Front","Accuracy"],"file_date_updated":"2018-07-20T14:13:31Z","language":[{"iso":"eng"}],"project":[{"name":"SFB 901 - Subproject B4","_id":"12"},{"_id":"1","name":"SFB 901"},{"_id":"3","name":"SFB 901 - Project Area B"},{"_id":"52","name":"Computing Resources Provided by the Paderborn Center for Parallel Computing"}],"_id":"3586","user_id":"49051","department":[{"_id":"78"}],"abstract":[{"lang":"eng","text":"Existing approaches and tools for the generation of approximate circuits often lack generality and are restricted to certain circuit types, approximation techniques, and quality assurance methods. Moreover, only few tools are publicly available. This hinders the development and evaluation of new techniques for approximating circuits and their comparison to previous approaches. In this paper, we first analyze and classify related approaches and then present CIRCA, our flexible framework for search-based approximate circuit generation. CIRCA is developed with a focus on modularity and extensibility. We present the architecture of CIRCA with its clear separation into stages and functional blocks, report on the current prototype, and show initial experiments."}],"file":[{"file_size":285348,"file_name":"WitschenWMAP2018.pdf","access_level":"closed","file_id":"3587","date_updated":"2018-07-20T14:13:31Z","creator":"tobias82","date_created":"2018-07-20T14:13:31Z","success":1,"relation":"main_file","content_type":"application/pdf"}],"status":"public","type":"preprint","publication":"Third Workshop on Approximate Computing (AxC 2018)","title":"CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation","date_updated":"2022-01-06T06:59:26Z","author":[{"first_name":"Linus Matthias","last_name":"Witschen","id":"49051","full_name":"Witschen, Linus Matthias"},{"first_name":"Tobias","id":"3118","full_name":"Wiersema, Tobias","last_name":"Wiersema"},{"last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","first_name":"Hassan"},{"id":"64665","full_name":"Awais, Muhammad","orcid":"https://orcid.org/0000-0003-4148-2969","last_name":"Awais","first_name":"Muhammad"},{"first_name":"Marco","id":"398","full_name":"Platzner, Marco","last_name":"Platzner"}],"date_created":"2018-07-20T14:10:46Z","year":"2018","citation":{"mla":"Witschen, Linus Matthias, et al. “CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation.” <i>Third Workshop on Approximate Computing (AxC 2018)</i>.","bibtex":"@article{Witschen_Wiersema_Ghasemzadeh Mohammadi_Awais_Platzner, title={CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation}, journal={Third Workshop on Approximate Computing (AxC 2018)}, author={Witschen, Linus Matthias and Wiersema, Tobias and Ghasemzadeh Mohammadi, Hassan and Awais, Muhammad and Platzner, Marco} }","short":"L.M. Witschen, T. Wiersema, H. Ghasemzadeh Mohammadi, M. Awais, M. Platzner, Third Workshop on Approximate Computing (AxC 2018) (n.d.).","apa":"Witschen, L. M., Wiersema, T., Ghasemzadeh Mohammadi, H., Awais, M., &#38; Platzner, M. (n.d.). CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation. <i>Third Workshop on Approximate Computing (AxC 2018)</i>.","chicago":"Witschen, Linus Matthias, Tobias Wiersema, Hassan Ghasemzadeh Mohammadi, Muhammad Awais, and Marco Platzner. “CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation.” <i>Third Workshop on Approximate Computing (AxC 2018)</i>, n.d.","ieee":"L. M. Witschen, T. Wiersema, H. Ghasemzadeh Mohammadi, M. Awais, and M. Platzner, “CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation,” <i>Third Workshop on Approximate Computing (AxC 2018)</i>. .","ama":"Witschen LM, Wiersema T, Ghasemzadeh Mohammadi H, Awais M, Platzner M. CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation. <i>Third Workshop on Approximate Computing (AxC 2018)</i>."},"page":"6","publication_status":"accepted","has_accepted_license":"1"},{"citation":{"bibtex":"@inproceedings{Awais_Ghasemzadeh Mohammadi_Platzner_2018, title={An MCTS-based Framework for Synthesis of Approximate Circuits}, DOI={<a href=\"https://doi.org/10.1109/VLSI-SoC.2018.8645026\">10.1109/VLSI-SoC.2018.8645026</a>}, booktitle={26th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)}, author={Awais, Muhammad and Ghasemzadeh Mohammadi, Hassan and Platzner, Marco}, year={2018}, pages={219–224} }","mla":"Awais, Muhammad, et al. “An MCTS-Based Framework for Synthesis of Approximate Circuits.” <i>26th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)</i>, 2018, pp. 219–24, doi:<a href=\"https://doi.org/10.1109/VLSI-SoC.2018.8645026\">10.1109/VLSI-SoC.2018.8645026</a>.","short":"M. Awais, H. Ghasemzadeh Mohammadi, M. Platzner, in: 26th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 2018, pp. 219–224.","apa":"Awais, M., Ghasemzadeh Mohammadi, H., &#38; Platzner, M. (2018). An MCTS-based Framework for Synthesis of Approximate Circuits. In <i>26th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)</i> (pp. 219–224). <a href=\"https://doi.org/10.1109/VLSI-SoC.2018.8645026\">https://doi.org/10.1109/VLSI-SoC.2018.8645026</a>","chicago":"Awais, Muhammad, Hassan Ghasemzadeh Mohammadi, and Marco Platzner. “An MCTS-Based Framework for Synthesis of Approximate Circuits.” In <i>26th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)</i>, 219–24, 2018. <a href=\"https://doi.org/10.1109/VLSI-SoC.2018.8645026\">https://doi.org/10.1109/VLSI-SoC.2018.8645026</a>.","ieee":"M. Awais, H. Ghasemzadeh Mohammadi, and M. Platzner, “An MCTS-based Framework for Synthesis of Approximate Circuits,” in <i>26th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)</i>, 2018, pp. 219–224.","ama":"Awais M, Ghasemzadeh Mohammadi H, Platzner M. An MCTS-based Framework for Synthesis of Approximate Circuits. In: <i>26th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)</i>. ; 2018:219-224. doi:<a href=\"https://doi.org/10.1109/VLSI-SoC.2018.8645026\">10.1109/VLSI-SoC.2018.8645026</a>"},"page":"219-224","year":"2018","date_created":"2019-07-10T09:21:38Z","author":[{"first_name":"Muhammad","id":"64665","full_name":"Awais, Muhammad","orcid":"https://orcid.org/0000-0003-4148-2969","last_name":"Awais"},{"first_name":"Hassan","last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan"},{"last_name":"Platzner","full_name":"Platzner, Marco","id":"398","first_name":"Marco"}],"date_updated":"2022-01-06T06:50:46Z","doi":"10.1109/VLSI-SoC.2018.8645026","title":"An MCTS-based Framework for Synthesis of Approximate Circuits","type":"conference","publication":"26th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)","status":"public","abstract":[{"lang":"eng","text":"Approximate computing has become a very popular design\r\nstrategy that exploits error resilient computations to achieve higher\r\nperformance and energy efficiency. Automated synthesis of approximate\r\ncircuits is performed via functional approximation, in which various\r\nparts of the target circuit are extensively examined with a library\r\nof approximate components/transformations to trade off the functional\r\naccuracy and computational budget (i.e., power). However, as the number\r\nof possible approximate transformations increases, traditional search\r\ntechniques suffer from a combinatorial explosion due to the large\r\nbranching factor. In this work, we present a comprehensive framework\r\nfor automated synthesis of approximate circuits from either structural\r\nor behavioral descriptions. We adapt the Monte Carlo Tree Search\r\n(MCTS), as a stochastic search technique, to deal with the large design\r\nspace exploration, which enables a broader range of potential possible\r\napproximations through lightweight random simulations. The proposed\r\nframework is able to recognize the design Pareto set even with low\r\ncomputational budgets. Experimental results highlight the capabilities of\r\nthe proposed synthesis framework by resulting in up to 61.69% energy\r\nsaving while maintaining the predefined quality constraints."}],"user_id":"64665","department":[{"_id":"78"}],"_id":"10598","language":[{"iso":"eng"}],"keyword":["Approximate computing","High-level synthesis","Accuracy","Monte-Carlo tree search","Circuit simulation"]},{"publisher":"IEEE","date_updated":"2022-01-06T06:50:50Z","volume":"PP","date_created":"2019-07-10T12:08:14Z","author":[{"first_name":"Hassan","last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan"},{"full_name":"Gaillardon, Pierre-Emmanuel","last_name":"Gaillardon","first_name":"Pierre-Emmanuel"},{"first_name":"Giovanni","full_name":"De Micheli, Giovanni","last_name":"De Micheli"}],"title":"Efficient Statistical Parameter Selection for Nonlinear Modeling of Process/Performance Variation","doi":"10.1109/TCAD.2016.2547908","issue":"99","year":"2016","page":"1-1","citation":{"chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. “Efficient Statistical Parameter Selection for Nonlinear Modeling of Process/Performance Variation.” <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> PP, no. 99 (2016): 1–1. <a href=\"https://doi.org/10.1109/TCAD.2016.2547908\">https://doi.org/10.1109/TCAD.2016.2547908</a>.","ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, and G. De Micheli, “Efficient Statistical Parameter Selection for Nonlinear Modeling of Process/Performance Variation,” <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, vol. PP, no. 99, pp. 1–1, 2016.","ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, De Micheli G. Efficient Statistical Parameter Selection for Nonlinear Modeling of Process/Performance Variation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>. 2016;PP(99):1-1. doi:<a href=\"https://doi.org/10.1109/TCAD.2016.2547908\">10.1109/TCAD.2016.2547908</a>","bibtex":"@article{Ghasemzadeh Mohammadi_Gaillardon_De Micheli_2016, title={Efficient Statistical Parameter Selection for Nonlinear Modeling of Process/Performance Variation}, volume={PP}, DOI={<a href=\"https://doi.org/10.1109/TCAD.2016.2547908\">10.1109/TCAD.2016.2547908</a>}, number={99}, journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, publisher={IEEE}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni}, year={2016}, pages={1–1} }","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, G. De Micheli, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems PP (2016) 1–1.","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “Efficient Statistical Parameter Selection for Nonlinear Modeling of Process/Performance Variation.” <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, vol. PP, no. 99, IEEE, 2016, pp. 1–1, doi:<a href=\"https://doi.org/10.1109/TCAD.2016.2547908\">10.1109/TCAD.2016.2547908</a>.","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., &#38; De Micheli, G. (2016). Efficient Statistical Parameter Selection for Nonlinear Modeling of Process/Performance Variation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, <i>PP</i>(99), 1–1. <a href=\"https://doi.org/10.1109/TCAD.2016.2547908\">https://doi.org/10.1109/TCAD.2016.2547908</a>"},"_id":"10769","department":[{"_id":"78"}],"user_id":"3118","language":[{"iso":"eng"}],"extern":"1","publication":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","type":"journal_article","status":"public"},{"doi":"10.1145/2988234","title":"A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors","date_created":"2020-02-11T16:03:47Z","author":[{"last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","first_name":"Hassan"},{"first_name":"Pierre-Emmanuel","last_name":"Gaillardon","full_name":"Gaillardon, Pierre-Emmanuel"},{"last_name":"Zhang","full_name":"Zhang, Jian","first_name":"Jian"},{"last_name":"Micheli","full_name":"Micheli, Giovanni De","first_name":"Giovanni De"},{"first_name":"Ernesto","last_name":"Sanchez","full_name":"Sanchez, Ernesto"},{"first_name":"Matteo Sonza","last_name":"Reorda","full_name":"Reorda, Matteo Sonza"}],"date_updated":"2022-01-06T06:52:39Z","page":"1-13","citation":{"bibtex":"@article{Ghasemzadeh Mohammadi_Gaillardon_Zhang_Micheli_Sanchez_Reorda_2016, title={A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors}, DOI={<a href=\"https://doi.org/10.1145/2988234\">10.1145/2988234</a>}, journal={ACM Journal on Emerging Technologies in Computing Systems}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and Zhang, Jian and Micheli, Giovanni De and Sanchez, Ernesto and Reorda, Matteo Sonza}, year={2016}, pages={1–13} }","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors.” <i>ACM Journal on Emerging Technologies in Computing Systems</i>, 2016, pp. 1–13, doi:<a href=\"https://doi.org/10.1145/2988234\">10.1145/2988234</a>.","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, J. Zhang, G.D. Micheli, E. Sanchez, M.S. Reorda, ACM Journal on Emerging Technologies in Computing Systems (2016) 1–13.","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., Zhang, J., Micheli, G. D., Sanchez, E., &#38; Reorda, M. S. (2016). A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors. <i>ACM Journal on Emerging Technologies in Computing Systems</i>, 1–13. <a href=\"https://doi.org/10.1145/2988234\">https://doi.org/10.1145/2988234</a>","ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, Zhang J, Micheli GD, Sanchez E, Reorda MS. A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors. <i>ACM Journal on Emerging Technologies in Computing Systems</i>. 2016:1-13. doi:<a href=\"https://doi.org/10.1145/2988234\">10.1145/2988234</a>","chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, Jian Zhang, Giovanni De Micheli, Ernesto Sanchez, and Matteo Sonza Reorda. “A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors.” <i>ACM Journal on Emerging Technologies in Computing Systems</i>, 2016, 1–13. <a href=\"https://doi.org/10.1145/2988234\">https://doi.org/10.1145/2988234</a>.","ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, J. Zhang, G. D. Micheli, E. Sanchez, and M. S. Reorda, “A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors,” <i>ACM Journal on Emerging Technologies in Computing Systems</i>, pp. 1–13, 2016."},"year":"2016","publication_identifier":{"issn":["1550-4832"]},"publication_status":"published","language":[{"iso":"eng"}],"user_id":"61186","_id":"15879","status":"public","publication":"ACM Journal on Emerging Technologies in Computing Systems","type":"journal_article"},{"_id":"10770","user_id":"3118","department":[{"_id":"78"}],"language":[{"iso":"eng"}],"extern":"1","type":"journal_article","publication":"IEEE Transactions on Nanotechnology","status":"public","date_updated":"2022-01-06T06:50:50Z","publisher":"IEEE","author":[{"last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","first_name":"Hassan"},{"last_name":"Gaillardon","full_name":"Gaillardon, Pierre-Emmanuel","first_name":"Pierre-Emmanuel"},{"full_name":"De Micheli, Giovanni","last_name":"De Micheli","first_name":"Giovanni"}],"date_created":"2019-07-10T12:08:15Z","volume":14,"title":"From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires","doi":"10.1109/TNANO.2015.2482359","issue":"6","year":"2015","citation":{"mla":"Ghasemzadeh Mohammadi, Hassan, et al. “From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires.” <i>IEEE Transactions on Nanotechnology</i>, vol. 14, no. 6, IEEE, 2015, pp. 1117–26, doi:<a href=\"https://doi.org/10.1109/TNANO.2015.2482359\">10.1109/TNANO.2015.2482359</a>.","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, G. De Micheli, IEEE Transactions on Nanotechnology 14 (2015) 1117–1126.","bibtex":"@article{Ghasemzadeh Mohammadi_Gaillardon_De Micheli_2015, title={From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires}, volume={14}, DOI={<a href=\"https://doi.org/10.1109/TNANO.2015.2482359\">10.1109/TNANO.2015.2482359</a>}, number={6}, journal={IEEE Transactions on Nanotechnology}, publisher={IEEE}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni}, year={2015}, pages={1117–1126} }","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., &#38; De Micheli, G. (2015). From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires. <i>IEEE Transactions on Nanotechnology</i>, <i>14</i>(6), 1117–1126. <a href=\"https://doi.org/10.1109/TNANO.2015.2482359\">https://doi.org/10.1109/TNANO.2015.2482359</a>","ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, and G. De Micheli, “From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires,” <i>IEEE Transactions on Nanotechnology</i>, vol. 14, no. 6, pp. 1117–1126, 2015.","chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. “From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires.” <i>IEEE Transactions on Nanotechnology</i> 14, no. 6 (2015): 1117–26. <a href=\"https://doi.org/10.1109/TNANO.2015.2482359\">https://doi.org/10.1109/TNANO.2015.2482359</a>.","ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, De Micheli G. From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires. <i>IEEE Transactions on Nanotechnology</i>. 2015;14(6):1117-1126. doi:<a href=\"https://doi.org/10.1109/TNANO.2015.2482359\">10.1109/TNANO.2015.2482359</a>"},"intvolume":"        14","page":"1117-1126"},{"status":"public","type":"conference","publication":"2015 IEEE Computer Society Annual Symposium on VLSI","language":[{"iso":"eng"}],"extern":"1","_id":"10771","user_id":"3118","department":[{"_id":"78"}],"year":"2015","citation":{"ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, Zhang J, De Micheli G, Sanchez E, Reorda MS. On the design of a fault tolerant ripple-carry adder with controllable-polarity transistors. In: <i>2015 IEEE Computer Society Annual Symposium on VLSI</i>. IEEE; 2015:491-496. doi:<a href=\"https://doi.org/10.1109/ISVLSI.2015.13\">10.1109/ISVLSI.2015.13</a>","chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, Jian Zhang, Giovanni De Micheli, Eduardo Sanchez, and Matteo Sonza Reorda. “On the Design of a Fault Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors.” In <i>2015 IEEE Computer Society Annual Symposium on VLSI</i>, 491–96. IEEE, 2015. <a href=\"https://doi.org/10.1109/ISVLSI.2015.13\">https://doi.org/10.1109/ISVLSI.2015.13</a>.","ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, J. Zhang, G. De Micheli, E. Sanchez, and M. S. Reorda, “On the design of a fault tolerant ripple-carry adder with controllable-polarity transistors,” in <i>2015 IEEE Computer Society Annual Symposium on VLSI</i>, 2015, pp. 491–496.","bibtex":"@inproceedings{Ghasemzadeh Mohammadi_Gaillardon_Zhang_De Micheli_Sanchez_Reorda_2015, title={On the design of a fault tolerant ripple-carry adder with controllable-polarity transistors}, DOI={<a href=\"https://doi.org/10.1109/ISVLSI.2015.13\">10.1109/ISVLSI.2015.13</a>}, booktitle={2015 IEEE Computer Society Annual Symposium on VLSI}, publisher={IEEE}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and Zhang, Jian and De Micheli, Giovanni and Sanchez, Eduardo and Reorda, Matteo Sonza}, year={2015}, pages={491–496} }","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “On the Design of a Fault Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors.” <i>2015 IEEE Computer Society Annual Symposium on VLSI</i>, IEEE, 2015, pp. 491–96, doi:<a href=\"https://doi.org/10.1109/ISVLSI.2015.13\">10.1109/ISVLSI.2015.13</a>.","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, J. Zhang, G. De Micheli, E. Sanchez, M.S. Reorda, in: 2015 IEEE Computer Society Annual Symposium on VLSI, IEEE, 2015, pp. 491–496.","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., Zhang, J., De Micheli, G., Sanchez, E., &#38; Reorda, M. S. (2015). On the design of a fault tolerant ripple-carry adder with controllable-polarity transistors. In <i>2015 IEEE Computer Society Annual Symposium on VLSI</i> (pp. 491–496). IEEE. <a href=\"https://doi.org/10.1109/ISVLSI.2015.13\">https://doi.org/10.1109/ISVLSI.2015.13</a>"},"page":"491-496","title":"On the design of a fault tolerant ripple-carry adder with controllable-polarity transistors","doi":"10.1109/ISVLSI.2015.13","date_updated":"2022-01-06T06:50:50Z","publisher":"IEEE","date_created":"2019-07-10T12:08:16Z","author":[{"first_name":"Hassan","full_name":"Ghasemzadeh Mohammadi, Hassan","id":"61186","last_name":"Ghasemzadeh Mohammadi"},{"first_name":"Pierre-Emmanuel","last_name":"Gaillardon","full_name":"Gaillardon, Pierre-Emmanuel"},{"last_name":"Zhang","full_name":"Zhang, Jian","first_name":"Jian"},{"first_name":"Giovanni","last_name":"De Micheli","full_name":"De Micheli, Giovanni"},{"first_name":"Eduardo","full_name":"Sanchez, Eduardo","last_name":"Sanchez"},{"first_name":"Matteo Sonza","full_name":"Reorda, Matteo Sonza","last_name":"Reorda"}]},{"status":"public","publication":"Proceedings of the 2015 Design, Automation & Test in Europe Conference \\& Exhibition","type":"conference","extern":"1","language":[{"iso":"eng"}],"_id":"10772","department":[{"_id":"78"}],"user_id":"3118","year":"2015","page":"453-458","citation":{"ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, and G. De Micheli, “Fault modeling in controllable polarity silicon nanowire circuits,” in <i>Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition</i>, 2015, pp. 453–458.","chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. “Fault Modeling in Controllable Polarity Silicon Nanowire Circuits.” In <i>Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition</i>, 453–58. EDA Consortium, 2015. <a href=\"https://doi.org/10.7873/DATE.2015.0428\">https://doi.org/10.7873/DATE.2015.0428</a>.","ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, De Micheli G. Fault modeling in controllable polarity silicon nanowire circuits. In: <i>Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition</i>. EDA Consortium; 2015:453-458. doi:<a href=\"https://doi.org/10.7873/DATE.2015.0428\">10.7873/DATE.2015.0428</a>","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., &#38; De Micheli, G. (2015). Fault modeling in controllable polarity silicon nanowire circuits. In <i>Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition</i> (pp. 453–458). EDA Consortium. <a href=\"https://doi.org/10.7873/DATE.2015.0428\">https://doi.org/10.7873/DATE.2015.0428</a>","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “Fault Modeling in Controllable Polarity Silicon Nanowire Circuits.” <i>Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition</i>, EDA Consortium, 2015, pp. 453–58, doi:<a href=\"https://doi.org/10.7873/DATE.2015.0428\">10.7873/DATE.2015.0428</a>.","bibtex":"@inproceedings{Ghasemzadeh Mohammadi_Gaillardon_De Micheli_2015, title={Fault modeling in controllable polarity silicon nanowire circuits}, DOI={<a href=\"https://doi.org/10.7873/DATE.2015.0428\">10.7873/DATE.2015.0428</a>}, booktitle={Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition}, publisher={EDA Consortium}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni}, year={2015}, pages={453–458} }","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, G. De Micheli, in: Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition, EDA Consortium, 2015, pp. 453–458."},"title":"Fault modeling in controllable polarity silicon nanowire circuits","doi":"10.7873/DATE.2015.0428","publisher":"EDA Consortium","date_updated":"2022-01-06T06:50:50Z","date_created":"2019-07-10T12:08:17Z","author":[{"last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","first_name":"Hassan"},{"last_name":"Gaillardon","full_name":"Gaillardon, Pierre-Emmanuel","first_name":"Pierre-Emmanuel"},{"last_name":"De Micheli","full_name":"De Micheli, Giovanni","first_name":"Giovanni"}]},{"title":"Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection","doi":"10.1109/NANOARCH.2014.6880479","date_updated":"2022-01-06T06:50:50Z","publisher":"IEEE","date_created":"2019-07-10T12:10:16Z","author":[{"id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi","first_name":"Hassan"},{"last_name":"Gaillardon","full_name":"Gaillardon, Pierre-Emmanuel","first_name":"Pierre-Emmanuel"},{"last_name":"Yazdani","full_name":"Yazdani, Majid","first_name":"Majid"},{"first_name":"Giovanni","last_name":"De Micheli","full_name":"De Micheli, Giovanni"}],"year":"2014","citation":{"bibtex":"@inproceedings{Ghasemzadeh Mohammadi_Gaillardon_Yazdani_De Micheli_2014, title={Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection}, DOI={<a href=\"https://doi.org/10.1109/NANOARCH.2014.6880479\">10.1109/NANOARCH.2014.6880479</a>}, booktitle={2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)}, publisher={IEEE}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and Yazdani, Majid and De Micheli, Giovanni}, year={2014}, pages={163–168} }","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “Fast Process Variation Analysis in Nano-Scaled Technologies Using Column-Wise Sparse Parameter Selection.” <i>2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i>, IEEE, 2014, pp. 163–68, doi:<a href=\"https://doi.org/10.1109/NANOARCH.2014.6880479\">10.1109/NANOARCH.2014.6880479</a>.","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, M. Yazdani, G. De Micheli, in: 2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), IEEE, 2014, pp. 163–168.","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., Yazdani, M., &#38; De Micheli, G. (2014). Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection. In <i>2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i> (pp. 163–168). IEEE. <a href=\"https://doi.org/10.1109/NANOARCH.2014.6880479\">https://doi.org/10.1109/NANOARCH.2014.6880479</a>","ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, Yazdani M, De Micheli G. Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection. In: <i>2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i>. IEEE; 2014:163-168. doi:<a href=\"https://doi.org/10.1109/NANOARCH.2014.6880479\">10.1109/NANOARCH.2014.6880479</a>","chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, Majid Yazdani, and Giovanni De Micheli. “Fast Process Variation Analysis in Nano-Scaled Technologies Using Column-Wise Sparse Parameter Selection.” In <i>2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i>, 163–68. IEEE, 2014. <a href=\"https://doi.org/10.1109/NANOARCH.2014.6880479\">https://doi.org/10.1109/NANOARCH.2014.6880479</a>.","ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, M. Yazdani, and G. De Micheli, “Fast process variation analysis in nano-scaled technologies using column-wise sparse parameter selection,” in <i>2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)</i>, 2014, pp. 163–168."},"page":"163-168","extern":"1","language":[{"iso":"eng"}],"_id":"10773","user_id":"3118","department":[{"_id":"78"}],"status":"public","type":"conference","publication":"2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)"},{"author":[{"last_name":"Ghasemzadeh Mohammadi","full_name":"Ghasemzadeh Mohammadi, Hassan","id":"61186","first_name":"Hassan"},{"first_name":"Pierre-Emmanuel","last_name":"Gaillardon","full_name":"Gaillardon, Pierre-Emmanuel"},{"last_name":"Yazdani","full_name":"Yazdani, Majid","first_name":"Majid"},{"first_name":"Giovanni","last_name":"De Micheli","full_name":"De Micheli, Giovanni"}],"date_created":"2019-07-10T12:10:17Z","publisher":"IEEE","date_updated":"2022-01-06T06:50:50Z","doi":"10.1109/DFT.2013.6653587","title":"A fast TCAD-based methodology for Variation analysis of emerging nano-devices","citation":{"ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, M. Yazdani, and G. De Micheli, “A fast TCAD-based methodology for Variation analysis of emerging nano-devices,” in <i>2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)</i>, 2013, pp. 83–88.","chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, Majid Yazdani, and Giovanni De Micheli. “A Fast TCAD-Based Methodology for Variation Analysis of Emerging Nano-Devices.” In <i>2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)</i>, 83–88. IEEE, 2013. <a href=\"https://doi.org/10.1109/DFT.2013.6653587\">https://doi.org/10.1109/DFT.2013.6653587</a>.","ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, Yazdani M, De Micheli G. A fast TCAD-based methodology for Variation analysis of emerging nano-devices. In: <i>2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)</i>. IEEE; 2013:83-88. doi:<a href=\"https://doi.org/10.1109/DFT.2013.6653587\">10.1109/DFT.2013.6653587</a>","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., Yazdani, M., &#38; De Micheli, G. (2013). A fast TCAD-based methodology for Variation analysis of emerging nano-devices. In <i>2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)</i> (pp. 83–88). IEEE. <a href=\"https://doi.org/10.1109/DFT.2013.6653587\">https://doi.org/10.1109/DFT.2013.6653587</a>","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “A Fast TCAD-Based Methodology for Variation Analysis of Emerging Nano-Devices.” <i>2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)</i>, IEEE, 2013, pp. 83–88, doi:<a href=\"https://doi.org/10.1109/DFT.2013.6653587\">10.1109/DFT.2013.6653587</a>.","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, M. Yazdani, G. De Micheli, in: 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), IEEE, 2013, pp. 83–88.","bibtex":"@inproceedings{Ghasemzadeh Mohammadi_Gaillardon_Yazdani_De Micheli_2013, title={A fast TCAD-based methodology for Variation analysis of emerging nano-devices}, DOI={<a href=\"https://doi.org/10.1109/DFT.2013.6653587\">10.1109/DFT.2013.6653587</a>}, booktitle={2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)}, publisher={IEEE}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and Yazdani, Majid and De Micheli, Giovanni}, year={2013}, pages={83–88} }"},"page":"83-88","year":"2013","user_id":"3118","department":[{"_id":"78"}],"_id":"10774","extern":"1","language":[{"iso":"eng"}],"type":"conference","publication":"2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","status":"public"},{"author":[{"full_name":"Gaillardon, Pierre-Emmanuel","last_name":"Gaillardon","first_name":"Pierre-Emmanuel"},{"first_name":"Hassan","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi"},{"first_name":"Giovanni","last_name":"De Micheli","full_name":"De Micheli, Giovanni"}],"date_created":"2019-07-10T12:10:18Z","publisher":"IEEE","date_updated":"2022-01-06T06:50:50Z","doi":"10.1109/LATW.2013.6562673","title":"Vertically-stacked silicon nanowire transistors with controllable polarity: A robustness study","page":"1-6","citation":{"ama":"Gaillardon P-E, Ghasemzadeh Mohammadi H, De Micheli G. Vertically-stacked silicon nanowire transistors with controllable polarity: A robustness study. In: <i>2013 14th Latin American Test Workshop-LATW</i>. IEEE; 2013:1-6. doi:<a href=\"https://doi.org/10.1109/LATW.2013.6562673\">10.1109/LATW.2013.6562673</a>","ieee":"P.-E. Gaillardon, H. Ghasemzadeh Mohammadi, and G. De Micheli, “Vertically-stacked silicon nanowire transistors with controllable polarity: A robustness study,” in <i>2013 14th Latin American Test Workshop-LATW</i>, 2013, pp. 1–6.","chicago":"Gaillardon, Pierre-Emmanuel, Hassan Ghasemzadeh Mohammadi, and Giovanni De Micheli. “Vertically-Stacked Silicon Nanowire Transistors with Controllable Polarity: A Robustness Study.” In <i>2013 14th Latin American Test Workshop-LATW</i>, 1–6. IEEE, 2013. <a href=\"https://doi.org/10.1109/LATW.2013.6562673\">https://doi.org/10.1109/LATW.2013.6562673</a>.","bibtex":"@inproceedings{Gaillardon_Ghasemzadeh Mohammadi_De Micheli_2013, title={Vertically-stacked silicon nanowire transistors with controllable polarity: A robustness study}, DOI={<a href=\"https://doi.org/10.1109/LATW.2013.6562673\">10.1109/LATW.2013.6562673</a>}, booktitle={2013 14th Latin American Test Workshop-LATW}, publisher={IEEE}, author={Gaillardon, Pierre-Emmanuel and Ghasemzadeh Mohammadi, Hassan and De Micheli, Giovanni}, year={2013}, pages={1–6} }","mla":"Gaillardon, Pierre-Emmanuel, et al. “Vertically-Stacked Silicon Nanowire Transistors with Controllable Polarity: A Robustness Study.” <i>2013 14th Latin American Test Workshop-LATW</i>, IEEE, 2013, pp. 1–6, doi:<a href=\"https://doi.org/10.1109/LATW.2013.6562673\">10.1109/LATW.2013.6562673</a>.","short":"P.-E. Gaillardon, H. Ghasemzadeh Mohammadi, G. De Micheli, in: 2013 14th Latin American Test Workshop-LATW, IEEE, 2013, pp. 1–6.","apa":"Gaillardon, P.-E., Ghasemzadeh Mohammadi, H., &#38; De Micheli, G. (2013). Vertically-stacked silicon nanowire transistors with controllable polarity: A robustness study. In <i>2013 14th Latin American Test Workshop-LATW</i> (pp. 1–6). IEEE. <a href=\"https://doi.org/10.1109/LATW.2013.6562673\">https://doi.org/10.1109/LATW.2013.6562673</a>"},"year":"2013","department":[{"_id":"78"}],"user_id":"3118","_id":"10775","extern":"1","language":[{"iso":"eng"}],"publication":"2013 14th Latin American Test Workshop-LATW","type":"conference","status":"public"},{"user_id":"3118","department":[{"_id":"78"}],"_id":"10776","extern":"1","language":[{"iso":"eng"}],"type":"conference","publication":"Computer Design (ICCD), 2010 IEEE International Conference on","status":"public","author":[{"first_name":"Mehrdad","last_name":"Khatir","full_name":"Khatir, Mehrdad"},{"last_name":"Ghasemzadeh Mohammadi","full_name":"Ghasemzadeh Mohammadi, Hassan","id":"61186","first_name":"Hassan"},{"first_name":"Alireza","last_name":"Ejlali","full_name":"Ejlali, Alireza"}],"date_created":"2019-07-10T12:10:19Z","date_updated":"2022-01-06T06:50:50Z","publisher":"IEEE","doi":"10.1109/ICCD.2010.5647815","title":"Sub-threshold charge recovery circuits","citation":{"bibtex":"@inproceedings{Khatir_Ghasemzadeh Mohammadi_Ejlali_2010, title={Sub-threshold charge recovery circuits}, DOI={<a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">10.1109/ICCD.2010.5647815</a>}, booktitle={Computer Design (ICCD), 2010 IEEE International Conference on}, publisher={IEEE}, author={Khatir, Mehrdad and Ghasemzadeh Mohammadi, Hassan and Ejlali, Alireza}, year={2010}, pages={138–144} }","short":"M. Khatir, H. Ghasemzadeh Mohammadi, A. Ejlali, in: Computer Design (ICCD), 2010 IEEE International Conference On, IEEE, 2010, pp. 138–144.","mla":"Khatir, Mehrdad, et al. “Sub-Threshold Charge Recovery Circuits.” <i>Computer Design (ICCD), 2010 IEEE International Conference On</i>, IEEE, 2010, pp. 138–44, doi:<a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">10.1109/ICCD.2010.5647815</a>.","apa":"Khatir, M., Ghasemzadeh Mohammadi, H., &#38; Ejlali, A. (2010). Sub-threshold charge recovery circuits. In <i>Computer Design (ICCD), 2010 IEEE International Conference on</i> (pp. 138–144). IEEE. <a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">https://doi.org/10.1109/ICCD.2010.5647815</a>","ama":"Khatir M, Ghasemzadeh Mohammadi H, Ejlali A. Sub-threshold charge recovery circuits. In: <i>Computer Design (ICCD), 2010 IEEE International Conference On</i>. IEEE; 2010:138-144. doi:<a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">10.1109/ICCD.2010.5647815</a>","chicago":"Khatir, Mehrdad, Hassan Ghasemzadeh Mohammadi, and Alireza Ejlali. “Sub-Threshold Charge Recovery Circuits.” In <i>Computer Design (ICCD), 2010 IEEE International Conference On</i>, 138–44. IEEE, 2010. <a href=\"https://doi.org/10.1109/ICCD.2010.5647815\">https://doi.org/10.1109/ICCD.2010.5647815</a>.","ieee":"M. Khatir, H. Ghasemzadeh Mohammadi, and A. Ejlali, “Sub-threshold charge recovery circuits,” in <i>Computer Design (ICCD), 2010 IEEE International Conference on</i>, 2010, pp. 138–144."},"page":"138-144","year":"2010"}]