[{"project":[{"name":"Computing Resources Provided by the Paderborn Center for Parallel Computing","_id":"52"}],"citation":{"mla":"Henke, Luca-Sebastian. <i>Exploring Custom FPGA Accelerators for DNN-Based RF Fingerprinting</i>. 2024.","ama":"Henke L-S. <i>Exploring Custom FPGA Accelerators for DNN-Based RF Fingerprinting</i>.; 2024.","bibtex":"@book{Henke_2024, title={Exploring Custom FPGA Accelerators for DNN-based RF Fingerprinting}, author={Henke, Luca-Sebastian}, year={2024} }","apa":"Henke, L.-S. (2024). <i>Exploring Custom FPGA Accelerators for DNN-based RF Fingerprinting</i>.","ieee":"L.-S. Henke, <i>Exploring Custom FPGA Accelerators for DNN-based RF Fingerprinting</i>. 2024.","chicago":"Henke, Luca-Sebastian. <i>Exploring Custom FPGA Accelerators for DNN-Based RF Fingerprinting</i>, 2024.","short":"L.-S. Henke, Exploring Custom FPGA Accelerators for DNN-Based RF Fingerprinting, 2024."},"supervisor":[{"id":"55631","first_name":"Felix","orcid":"0000-0003-4987-5708","last_name":"Jentzsch","full_name":"Jentzsch, Felix"},{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"}],"type":"mastersthesis","department":[{"_id":"78"}],"date_created":"2024-05-13T14:00:01Z","date_updated":"2026-04-27T14:20:23Z","status":"public","title":"Exploring Custom FPGA Accelerators for DNN-based RF Fingerprinting","year":"2024","author":[{"full_name":"Henke, Luca-Sebastian","last_name":"Henke","first_name":"Luca-Sebastian"}],"user_id":"55631","_id":"54245","language":[{"iso":"eng"}]},{"user_id":"398","_id":"45762","language":[{"iso":"ger"}],"publisher":"Paderborn University","date_updated":"2024-05-15T13:29:13Z","title":"Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation","status":"public","year":"2023","author":[{"first_name":"Florian","last_name":"Simon-Mertens","full_name":"Simon-Mertens, Florian"}],"type":"bachelorsthesis","department":[{"_id":"78"}],"date_created":"2023-06-23T10:41:54Z","project":[{"name":"PC2: Computing Resources Provided by the Paderborn Center for Parallel Computing","_id":"52"}],"supervisor":[{"id":"55631","full_name":"Jentzsch, Felix","orcid":"0000-0003-4987-5708","last_name":"Jentzsch","first_name":"Felix"},{"id":"398","first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco"},{"last_name":"Kenter","first_name":"Tobias","full_name":"Kenter, Tobias","id":"3145"}],"citation":{"chicago":"Simon-Mertens, Florian. <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University, 2023.","short":"F. Simon-Mertens, Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation, Paderborn University, 2023.","apa":"Simon-Mertens, F. (2023). <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University.","ieee":"F. Simon-Mertens, <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University, 2023.","ama":"Simon-Mertens F. <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University; 2023.","bibtex":"@book{Simon-Mertens_2023, title={Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation}, publisher={Paderborn University}, author={Simon-Mertens, Florian}, year={2023} }","mla":"Simon-Mertens, Florian. <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University, 2023."}},{"date_updated":"2026-04-27T14:20:33Z","author":[{"full_name":"AlAidroos, Salem","first_name":"Salem","last_name":"AlAidroos"}],"status":"public","title":"Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform","year":"2023","user_id":"55631","language":[{"iso":"eng"}],"_id":"54244","publisher":"Paderborn University","project":[{"name":"Computing Resources Provided by the Paderborn Center for Parallel Computing","_id":"52"}],"citation":{"chicago":"AlAidroos, Salem. <i>Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform</i>. Paderborn University, 2023.","short":"S. AlAidroos, Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform, Paderborn University, 2023.","apa":"AlAidroos, S. (2023). <i>Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform</i>. Paderborn University.","ieee":"S. AlAidroos, <i>Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform</i>. Paderborn University, 2023.","ama":"AlAidroos S. <i>Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform</i>. Paderborn University; 2023.","bibtex":"@book{AlAidroos_2023, title={Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform}, publisher={Paderborn University}, author={AlAidroos, Salem}, year={2023} }","mla":"AlAidroos, Salem. <i>Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform</i>. Paderborn University, 2023."},"supervisor":[{"last_name":"Jentzsch","orcid":"0000-0003-4987-5708","first_name":"Felix","full_name":"Jentzsch, Felix","id":"55631"},{"full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner","id":"398"}],"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2024-05-13T13:59:16Z"},{"project":[{"_id":"52","name":"Computing Resources Provided by the Paderborn Center for Parallel Computing"}],"citation":{"apa":"Oviasogie, M. O. (2023). <i>Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University.","ieee":"M. O. Oviasogie, <i>Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University, 2023.","short":"M.O. Oviasogie, Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs, Paderborn University, 2023.","chicago":"Oviasogie, Marvin Osaretin. <i>Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University, 2023.","mla":"Oviasogie, Marvin Osaretin. <i>Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University, 2023.","ama":"Oviasogie MO. <i>Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University; 2023.","bibtex":"@book{Oviasogie_2023, title={Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs}, publisher={Paderborn University}, author={Oviasogie, Marvin Osaretin}, year={2023} }"},"supervisor":[{"id":"55631","full_name":"Jentzsch, Felix","first_name":"Felix","orcid":"0000-0003-4987-5708","last_name":"Jentzsch"},{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"}],"type":"bachelorsthesis","department":[{"_id":"78"}],"date_created":"2024-05-13T13:58:31Z","date_updated":"2026-04-27T14:20:58Z","status":"public","year":"2023","title":"Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs","author":[{"first_name":"Marvin Osaretin","last_name":"Oviasogie","full_name":"Oviasogie, Marvin Osaretin"}],"user_id":"55631","language":[{"iso":"eng"}],"_id":"54243","publisher":"Paderborn University"},{"date_created":"2024-05-13T13:56:45Z","type":"bachelorsthesis","department":[{"_id":"78"}],"citation":{"short":"L.D. Reuter, Development of a Power Analysis Framework for Embedded FPGA Accelerators, Paderborn University, 2023.","chicago":"Reuter, Lucas David. <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University, 2023.","ieee":"L. D. Reuter, <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University, 2023.","apa":"Reuter, L. D. (2023). <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University.","bibtex":"@book{Reuter_2023, title={Development of a Power Analysis Framework for Embedded FPGA Accelerators}, publisher={Paderborn University}, author={Reuter, Lucas David}, year={2023} }","ama":"Reuter LD. <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University; 2023.","mla":"Reuter, Lucas David. <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University, 2023."},"supervisor":[{"id":"55631","full_name":"Jentzsch, Felix","first_name":"Felix","orcid":"0000-0003-4987-5708","last_name":"Jentzsch"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"}],"project":[{"name":"Computing Resources Provided by the Paderborn Center for Parallel Computing","_id":"52"}],"publisher":"Paderborn University","_id":"54241","language":[{"iso":"eng"}],"user_id":"55631","title":"Development of a Power Analysis Framework for Embedded FPGA Accelerators","year":"2023","status":"public","author":[{"first_name":"Lucas David","last_name":"Reuter","full_name":"Reuter, Lucas David"}],"date_updated":"2026-04-27T14:21:10Z"}]