[{"date_created":"2024-05-13T14:00:01Z","type":"mastersthesis","department":[{"_id":"78"}],"supervisor":[{"last_name":"Jentzsch","orcid":"0000-0003-4987-5708","first_name":"Felix","full_name":"Jentzsch, Felix","id":"55631"},{"id":"398","first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco"}],"citation":{"ieee":"L.-S. Henke, <i>Exploring Custom FPGA Accelerators for DNN-based RF Fingerprinting</i>. 2024.","apa":"Henke, L.-S. (2024). <i>Exploring Custom FPGA Accelerators for DNN-based RF Fingerprinting</i>.","chicago":"Henke, Luca-Sebastian. <i>Exploring Custom FPGA Accelerators for DNN-Based RF Fingerprinting</i>, 2024.","short":"L.-S. Henke, Exploring Custom FPGA Accelerators for DNN-Based RF Fingerprinting, 2024.","mla":"Henke, Luca-Sebastian. <i>Exploring Custom FPGA Accelerators for DNN-Based RF Fingerprinting</i>. 2024.","bibtex":"@book{Henke_2024, title={Exploring Custom FPGA Accelerators for DNN-based RF Fingerprinting}, author={Henke, Luca-Sebastian}, year={2024} }","ama":"Henke L-S. <i>Exploring Custom FPGA Accelerators for DNN-Based RF Fingerprinting</i>.; 2024."},"project":[{"_id":"52","name":"Computing Resources Provided by the Paderborn Center for Parallel Computing"}],"language":[{"iso":"eng"}],"_id":"54245","user_id":"55631","title":"Exploring Custom FPGA Accelerators for DNN-based RF Fingerprinting","status":"public","year":"2024","author":[{"last_name":"Henke","first_name":"Luca-Sebastian","full_name":"Henke, Luca-Sebastian"}],"date_updated":"2026-04-27T14:20:23Z"},{"supervisor":[{"full_name":"Jentzsch, Felix","first_name":"Felix","last_name":"Jentzsch","orcid":"0000-0003-4987-5708","id":"55631"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"id":"3145","full_name":"Kenter, Tobias","first_name":"Tobias","last_name":"Kenter"}],"citation":{"ieee":"F. Simon-Mertens, <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University, 2023.","apa":"Simon-Mertens, F. (2023). <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University.","short":"F. Simon-Mertens, Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation, Paderborn University, 2023.","chicago":"Simon-Mertens, Florian. <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University, 2023.","mla":"Simon-Mertens, Florian. <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University, 2023.","bibtex":"@book{Simon-Mertens_2023, title={Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation}, publisher={Paderborn University}, author={Simon-Mertens, Florian}, year={2023} }","ama":"Simon-Mertens F. <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University; 2023."},"project":[{"_id":"52","name":"PC2: Computing Resources Provided by the Paderborn Center for Parallel Computing"}],"date_created":"2023-06-23T10:41:54Z","department":[{"_id":"78"}],"type":"bachelorsthesis","author":[{"full_name":"Simon-Mertens, Florian","last_name":"Simon-Mertens","first_name":"Florian"}],"status":"public","title":"Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation","year":"2023","date_updated":"2024-05-15T13:29:13Z","_id":"45762","language":[{"iso":"ger"}],"publisher":"Paderborn University","user_id":"398"},{"title":"Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform","status":"public","year":"2023","author":[{"first_name":"Salem","last_name":"AlAidroos","full_name":"AlAidroos, Salem"}],"date_updated":"2026-04-27T14:20:33Z","language":[{"iso":"eng"}],"_id":"54244","publisher":"Paderborn University","user_id":"55631","supervisor":[{"id":"55631","last_name":"Jentzsch","orcid":"0000-0003-4987-5708","first_name":"Felix","full_name":"Jentzsch, Felix"},{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"}],"citation":{"ama":"AlAidroos S. <i>Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform</i>. Paderborn University; 2023.","bibtex":"@book{AlAidroos_2023, title={Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform}, publisher={Paderborn University}, author={AlAidroos, Salem}, year={2023} }","mla":"AlAidroos, Salem. <i>Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform</i>. Paderborn University, 2023.","short":"S. AlAidroos, Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform, Paderborn University, 2023.","chicago":"AlAidroos, Salem. <i>Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform</i>. Paderborn University, 2023.","apa":"AlAidroos, S. (2023). <i>Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform</i>. Paderborn University.","ieee":"S. AlAidroos, <i>Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform</i>. Paderborn University, 2023."},"project":[{"name":"Computing Resources Provided by the Paderborn Center for Parallel Computing","_id":"52"}],"date_created":"2024-05-13T13:59:16Z","type":"mastersthesis","department":[{"_id":"78"}]},{"user_id":"55631","_id":"54243","publisher":"Paderborn University","language":[{"iso":"eng"}],"date_updated":"2026-04-27T14:20:58Z","author":[{"full_name":"Oviasogie, Marvin Osaretin","last_name":"Oviasogie","first_name":"Marvin Osaretin"}],"status":"public","title":"Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs","year":"2023","department":[{"_id":"78"}],"type":"bachelorsthesis","date_created":"2024-05-13T13:58:31Z","project":[{"_id":"52","name":"Computing Resources Provided by the Paderborn Center for Parallel Computing"}],"supervisor":[{"id":"55631","first_name":"Felix","last_name":"Jentzsch","orcid":"0000-0003-4987-5708","full_name":"Jentzsch, Felix"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"}],"citation":{"short":"M.O. Oviasogie, Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs, Paderborn University, 2023.","chicago":"Oviasogie, Marvin Osaretin. <i>Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University, 2023.","apa":"Oviasogie, M. O. (2023). <i>Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University.","ieee":"M. O. Oviasogie, <i>Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University, 2023.","ama":"Oviasogie MO. <i>Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University; 2023.","bibtex":"@book{Oviasogie_2023, title={Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs}, publisher={Paderborn University}, author={Oviasogie, Marvin Osaretin}, year={2023} }","mla":"Oviasogie, Marvin Osaretin. <i>Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University, 2023."}},{"year":"2023","title":"Development of a Power Analysis Framework for Embedded FPGA Accelerators","status":"public","author":[{"full_name":"Reuter, Lucas David","last_name":"Reuter","first_name":"Lucas David"}],"date_updated":"2026-04-27T14:21:10Z","language":[{"iso":"eng"}],"_id":"54241","publisher":"Paderborn University","user_id":"55631","citation":{"ama":"Reuter LD. <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University; 2023.","bibtex":"@book{Reuter_2023, title={Development of a Power Analysis Framework for Embedded FPGA Accelerators}, publisher={Paderborn University}, author={Reuter, Lucas David}, year={2023} }","mla":"Reuter, Lucas David. <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University, 2023.","chicago":"Reuter, Lucas David. <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University, 2023.","short":"L.D. Reuter, Development of a Power Analysis Framework for Embedded FPGA Accelerators, Paderborn University, 2023.","apa":"Reuter, L. D. (2023). <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University.","ieee":"L. D. Reuter, <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University, 2023."},"supervisor":[{"id":"55631","full_name":"Jentzsch, Felix","orcid":"0000-0003-4987-5708","first_name":"Felix","last_name":"Jentzsch"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"}],"project":[{"_id":"52","name":"Computing Resources Provided by the Paderborn Center for Parallel Computing"}],"date_created":"2024-05-13T13:56:45Z","type":"bachelorsthesis","department":[{"_id":"78"}]}]