[{"date_updated":"2024-05-15T13:29:49Z","author":[{"full_name":"Hamm, Robin","last_name":"Hamm","first_name":"Robin"}],"status":"public","year":"2023","title":"Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen","user_id":"398","publisher":"Paderborn University","_id":"54246","language":[{"iso":"ger"}],"supervisor":[{"id":"74287","full_name":"Clausing, Lennart","first_name":"Lennart","last_name":"Clausing","orcid":"0000-0003-3789-6034"},{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"}],"citation":{"mla":"Hamm, Robin. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023.","bibtex":"@book{Hamm_2023, title={Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen}, publisher={Paderborn University}, author={Hamm, Robin}, year={2023} }","ama":"Hamm R. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University; 2023.","ieee":"R. Hamm, <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023.","apa":"Hamm, R. (2023). <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University.","short":"R. Hamm, Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen, Paderborn University, 2023.","chicago":"Hamm, Robin. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023."},"department":[{"_id":"78"}],"type":"bachelorsthesis","date_created":"2024-05-13T14:01:01Z"},{"citation":{"chicago":"Klassen, Alexander. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023.","short":"A. Klassen, Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices, Paderborn University, 2023.","ieee":"A. Klassen, <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023.","apa":"Klassen, A. (2023). <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University.","bibtex":"@book{Klassen_2023, title={Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices}, publisher={Paderborn University}, author={Klassen, Alexander}, year={2023} }","ama":"Klassen A. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University; 2023.","mla":"Klassen, Alexander. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023."},"supervisor":[{"id":"74287","full_name":"Clausing, Lennart","orcid":"0000-0003-3789-6034","first_name":"Lennart","last_name":"Clausing"}],"type":"bachelorsthesis","department":[{"_id":"78"}],"date_created":"2024-03-11T16:06:00Z","date_updated":"2024-05-15T13:28:54Z","year":"2023","status":"public","title":"Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices","author":[{"first_name":"Alexander","last_name":"Klassen","full_name":"Klassen, Alexander"}],"user_id":"398","publisher":"Paderborn University","_id":"52480","language":[{"iso":"eng"}]},{"language":[{"iso":"ger"}],"_id":"54242","publisher":"Paderborn University","user_id":"398","year":"2023","title":"Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation","status":"public","author":[{"full_name":"Evers, Gerrit","first_name":"Gerrit","last_name":"Evers"}],"date_updated":"2024-05-15T13:31:08Z","date_created":"2024-05-13T13:59:09Z","type":"bachelorsthesis","department":[{"_id":"78"}],"supervisor":[{"id":"74287","full_name":"Clausing, Lennart","first_name":"Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing"},{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"}],"citation":{"ama":"Evers G. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University; 2023.","bibtex":"@book{Evers_2023, title={Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation}, publisher={Paderborn University}, author={Evers, Gerrit}, year={2023} }","mla":"Evers, Gerrit. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023.","chicago":"Evers, Gerrit. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023.","short":"G. Evers, Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation, Paderborn University, 2023.","apa":"Evers, G. (2023). <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University.","ieee":"G. Evers, <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023."}},{"supervisor":[{"full_name":"Clausing, Lennart","first_name":"Lennart","last_name":"Clausing","orcid":"0000-0003-3789-6034","id":"74287"}],"citation":{"ieee":"M. Raeisi Nafchi, <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","apa":"Raeisi Nafchi, M. (2023). <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University.","chicago":"Raeisi Nafchi, Masood. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","short":"M. Raeisi Nafchi, Reconfigurable Random Forest Implementation on FPGA, Paderborn University, 2023.","mla":"Raeisi Nafchi, Masood. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","bibtex":"@book{Raeisi Nafchi_2023, title={Reconfigurable Random Forest Implementation on FPGA}, publisher={Paderborn University}, author={Raeisi Nafchi, Masood}, year={2023} }","ama":"Raeisi Nafchi M. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University; 2023."},"date_created":"2023-07-18T08:55:14Z","type":"mastersthesis","department":[{"_id":"78"}],"status":"public","title":"Reconfigurable Random Forest Implementation on FPGA","year":"2023","author":[{"full_name":"Raeisi Nafchi, Masood","last_name":"Raeisi Nafchi","first_name":"Masood"}],"date_updated":"2024-05-15T13:32:14Z","_id":"46075","language":[{"iso":"eng"}],"publisher":"Paderborn University","user_id":"398"},{"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2023-06-22T12:04:57Z","project":[{"_id":"83","name":"SFB 901 - T1: SFB 901 -Subproject T1"},{"_id":"82","name":"SFB 901 - T: SFB 901 - Project Area T"},{"_id":"1","grant_number":"160364472","name":"SFB 901: SFB 901: On-The-Fly Computing - Individualisierte IT-Dienstleistungen in dynamischen Märkten "}],"supervisor":[{"id":"74287","full_name":"Clausing, Lennart","first_name":"Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","first_name":"Sybille","last_name":"Hellebrand"}],"citation":{"bibtex":"@book{Tcheussi Ngayap_2022, title={FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators}, author={Tcheussi Ngayap, Vanessa Ingrid}, year={2022} }","ama":"Tcheussi Ngayap VI. <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>.; 2022.","mla":"Tcheussi Ngayap, Vanessa Ingrid. <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>. 2022.","short":"V.I. Tcheussi Ngayap, FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators, 2022.","chicago":"Tcheussi Ngayap, Vanessa Ingrid. <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>, 2022.","ieee":"V. I. Tcheussi Ngayap, <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>. 2022.","apa":"Tcheussi Ngayap, V. I. (2022). <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>."},"user_id":"74287","language":[{"iso":"eng"}],"_id":"45715","date_updated":"2023-06-22T12:07:53Z","author":[{"full_name":"Tcheussi Ngayap, Vanessa Ingrid","last_name":"Tcheussi Ngayap","first_name":"Vanessa Ingrid"}],"status":"public","year":"2022","title":"FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators"},{"user_id":"74287","language":[{"iso":"eng"}],"_id":"20820","date_updated":"2022-01-06T06:54:40Z","status":"public","title":"Implementing Machine Learning Functions as PYNQ FPGA Overlays","year":"2020","author":[{"first_name":"Simon","last_name":"Thiele","full_name":"Thiele, Simon"}],"type":"bachelorsthesis","department":[{"_id":"78"}],"date_created":"2020-12-21T13:59:55Z","project":[{"_id":"1","name":"SFB 901"},{"_id":"82","name":"SFB 901 - Project Area T"},{"_id":"83","name":"SFB 901 -Subproject T1"}],"supervisor":[{"first_name":"Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing","full_name":"Clausing, Lennart","id":"74287"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"},{"full_name":"Plessl, Christian","orcid":"0000-0001-5728-9982","first_name":"Christian","last_name":"Plessl","id":"16153"}],"citation":{"chicago":"Thiele, Simon. <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>, 2020.","short":"S. Thiele, Implementing Machine Learning Functions as PYNQ FPGA Overlays, 2020.","apa":"Thiele, S. (2020). <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>.","ieee":"S. Thiele, <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>. 2020.","ama":"Thiele S. <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>.; 2020.","bibtex":"@book{Thiele_2020, title={Implementing Machine Learning Functions as PYNQ FPGA Overlays}, author={Thiele, Simon}, year={2020} }","mla":"Thiele, Simon. <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>. 2020."}},{"supervisor":[{"orcid":"0000-0003-3789-6034","first_name":"Lennart","last_name":"Clausing","full_name":"Clausing, Lennart","id":"74287"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"last_name":"Plessl","first_name":"Christian","orcid":"0000-0001-5728-9982","full_name":"Plessl, Christian","id":"16153"}],"citation":{"bibtex":"@book{Jaganath_2020, title={Extension and Evaluation of Python-based High-Level Synthesis Tool Flows}, author={Jaganath, Vivek}, year={2020} }","ama":"Jaganath V. <i>Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows</i>.; 2020.","mla":"Jaganath, Vivek. <i>Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows</i>. 2020.","short":"V. Jaganath, Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows, 2020.","chicago":"Jaganath, Vivek. <i>Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows</i>, 2020.","ieee":"V. Jaganath, <i>Extension and Evaluation of Python-based High-Level Synthesis Tool Flows</i>. 2020.","apa":"Jaganath, V. (2020). <i>Extension and Evaluation of Python-based High-Level Synthesis Tool Flows</i>."},"project":[{"name":"SFB 901","_id":"1"},{"_id":"82","name":"SFB 901 - Project Area T"},{"name":"SFB 901 -Subproject T1","_id":"83"}],"date_created":"2020-12-21T14:02:42Z","type":"mastersthesis","department":[{"_id":"78"}],"status":"public","title":"Extension and Evaluation of Python-based High-Level Synthesis Tool Flows","year":"2020","author":[{"full_name":"Jaganath, Vivek","last_name":"Jaganath","first_name":"Vivek"}],"date_updated":"2022-01-06T06:54:40Z","_id":"20821","language":[{"iso":"eng"}],"user_id":"74287"},{"user_id":"74287","_id":"52478","language":[{"iso":"eng"}],"date_updated":"2024-03-11T15:57:39Z","author":[{"full_name":"Mehta, Jinay D","last_name":"Mehta","first_name":"Jinay D"}],"year":"2019","title":"Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip","status":"public","department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2024-03-11T15:57:13Z","supervisor":[{"id":"74287","full_name":"Clausing, Lennart","first_name":"Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing"}],"citation":{"chicago":"Mehta, Jinay D. <i>Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip</i>, 2019.","short":"J.D. Mehta, Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip, 2019.","ieee":"J. D. Mehta, <i>Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip</i>. 2019.","apa":"Mehta, J. D. (2019). <i>Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip</i>.","bibtex":"@book{Mehta_2019, title={Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip}, author={Mehta, Jinay D}, year={2019} }","ama":"Mehta JD. <i>Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip</i>.; 2019.","mla":"Mehta, Jinay D. <i>Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip</i>. 2019."}},{"type":"mastersthesis","department":[{"_id":"78"}],"file":[{"content_type":"application/pdf","file_id":"17351","date_updated":"2021-02-13T16:46:58Z","relation":"main_file","access_level":"open_access","file_size":5920668,"file_name":"thesis_main.pdf","date_created":"2020-07-01T11:46:49Z","creator":"clienen"}],"date_created":"2020-02-11T10:22:06Z","date_updated":"2023-07-31T11:58:50Z","publication_status":"submitted","year":"2019","title":"Implementing a Real-time System on a Platform FPGA operated with ReconOS","author":[{"id":"60323","full_name":"Lienen, Christian","last_name":"Lienen","first_name":"Christian"}],"language":[{"iso":"eng"}],"project":[{"name":"SFB 901 - T1: SFB 901 -Subproject T1","_id":"83"},{"_id":"82","name":"SFB 901 - T: SFB 901 - Project Area T"},{"name":"SFB 901: SFB 901: On-The-Fly Computing - Individualisierte IT-Dienstleistungen in dynamischen Märkten ","_id":"1","grant_number":"160364472"}],"file_date_updated":"2021-02-13T16:46:58Z","supervisor":[{"id":"74287","full_name":"Clausing, Lennart","first_name":"Lennart","last_name":"Clausing","orcid":"0000-0003-3789-6034"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"id":"209","first_name":"Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille"}],"citation":{"ama":"Lienen C. <i>Implementing a Real-Time System on a Platform FPGA Operated with ReconOS</i>. Universität Paderborn","bibtex":"@book{Lienen, title={Implementing a Real-time System on a Platform FPGA operated with ReconOS}, publisher={Universität Paderborn}, author={Lienen, Christian} }","mla":"Lienen, Christian. <i>Implementing a Real-Time System on a Platform FPGA Operated with ReconOS</i>. Universität Paderborn.","chicago":"Lienen, Christian. <i>Implementing a Real-Time System on a Platform FPGA Operated with ReconOS</i>. Universität Paderborn, n.d.","short":"C. Lienen, Implementing a Real-Time System on a Platform FPGA Operated with ReconOS, Universität Paderborn, n.d.","apa":"Lienen, C. (n.d.). <i>Implementing a Real-time System on a Platform FPGA operated with ReconOS</i>. Universität Paderborn.","ieee":"C. Lienen, <i>Implementing a Real-time System on a Platform FPGA operated with ReconOS</i>. Universität Paderborn."},"oa":"1","has_accepted_license":"1","status":"public","ddc":["004"],"user_id":"60323","_id":"15874","publisher":"Universität Paderborn"}]