[{"date_created":"2024-05-13T14:01:01Z","type":"bachelorsthesis","department":[{"_id":"78"}],"supervisor":[{"id":"74287","orcid":"0000-0003-3789-6034","first_name":"Lennart","last_name":"Clausing","full_name":"Clausing, Lennart"},{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"}],"citation":{"ama":"Hamm R. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University; 2023.","bibtex":"@book{Hamm_2023, title={Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen}, publisher={Paderborn University}, author={Hamm, Robin}, year={2023} }","mla":"Hamm, Robin. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023.","short":"R. Hamm, Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen, Paderborn University, 2023.","chicago":"Hamm, Robin. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023.","apa":"Hamm, R. (2023). <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University.","ieee":"R. Hamm, <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023."},"language":[{"iso":"ger"}],"_id":"54246","publisher":"Paderborn University","user_id":"398","year":"2023","status":"public","title":"Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen","author":[{"full_name":"Hamm, Robin","first_name":"Robin","last_name":"Hamm"}],"date_updated":"2024-05-15T13:29:49Z"},{"date_updated":"2024-05-15T13:28:54Z","year":"2023","status":"public","title":"Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices","author":[{"full_name":"Klassen, Alexander","first_name":"Alexander","last_name":"Klassen"}],"user_id":"398","_id":"52480","language":[{"iso":"eng"}],"publisher":"Paderborn University","supervisor":[{"first_name":"Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing","full_name":"Clausing, Lennart","id":"74287"}],"citation":{"mla":"Klassen, Alexander. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023.","bibtex":"@book{Klassen_2023, title={Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices}, publisher={Paderborn University}, author={Klassen, Alexander}, year={2023} }","ama":"Klassen A. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University; 2023.","ieee":"A. Klassen, <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023.","apa":"Klassen, A. (2023). <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University.","short":"A. Klassen, Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices, Paderborn University, 2023.","chicago":"Klassen, Alexander. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023."},"type":"bachelorsthesis","department":[{"_id":"78"}],"date_created":"2024-03-11T16:06:00Z"},{"author":[{"first_name":"Gerrit","last_name":"Evers","full_name":"Evers, Gerrit"}],"status":"public","title":"Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation","year":"2023","date_updated":"2024-05-15T13:31:08Z","_id":"54242","language":[{"iso":"ger"}],"publisher":"Paderborn University","user_id":"398","citation":{"short":"G. Evers, Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation, Paderborn University, 2023.","chicago":"Evers, Gerrit. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023.","ieee":"G. Evers, <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023.","apa":"Evers, G. (2023). <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University.","bibtex":"@book{Evers_2023, title={Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation}, publisher={Paderborn University}, author={Evers, Gerrit}, year={2023} }","ama":"Evers G. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University; 2023.","mla":"Evers, Gerrit. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023."},"supervisor":[{"orcid":"0000-0003-3789-6034","last_name":"Clausing","first_name":"Lennart","full_name":"Clausing, Lennart","id":"74287"},{"id":"398","first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco"}],"date_created":"2024-05-13T13:59:09Z","department":[{"_id":"78"}],"type":"bachelorsthesis"},{"citation":{"ama":"Raeisi Nafchi M. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University; 2023.","bibtex":"@book{Raeisi Nafchi_2023, title={Reconfigurable Random Forest Implementation on FPGA}, publisher={Paderborn University}, author={Raeisi Nafchi, Masood}, year={2023} }","mla":"Raeisi Nafchi, Masood. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","short":"M. Raeisi Nafchi, Reconfigurable Random Forest Implementation on FPGA, Paderborn University, 2023.","chicago":"Raeisi Nafchi, Masood. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","apa":"Raeisi Nafchi, M. (2023). <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University.","ieee":"M. Raeisi Nafchi, <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023."},"supervisor":[{"id":"74287","first_name":"Lennart","last_name":"Clausing","orcid":"0000-0003-3789-6034","full_name":"Clausing, Lennart"}],"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2023-07-18T08:55:14Z","date_updated":"2024-05-15T13:32:14Z","author":[{"full_name":"Raeisi Nafchi, Masood","first_name":"Masood","last_name":"Raeisi Nafchi"}],"title":"Reconfigurable Random Forest Implementation on FPGA","status":"public","year":"2023","user_id":"398","publisher":"Paderborn University","_id":"46075","language":[{"iso":"eng"}]},{"project":[{"_id":"83","name":"SFB 901 - T1: SFB 901 -Subproject T1"},{"_id":"82","name":"SFB 901 - T: SFB 901 - Project Area T"},{"name":"SFB 901: SFB 901: On-The-Fly Computing - Individualisierte IT-Dienstleistungen in dynamischen Märkten ","grant_number":"160364472","_id":"1"}],"citation":{"ieee":"V. I. Tcheussi Ngayap, <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>. 2022.","apa":"Tcheussi Ngayap, V. I. (2022). <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>.","short":"V.I. Tcheussi Ngayap, FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators, 2022.","chicago":"Tcheussi Ngayap, Vanessa Ingrid. <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>, 2022.","mla":"Tcheussi Ngayap, Vanessa Ingrid. <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>. 2022.","bibtex":"@book{Tcheussi Ngayap_2022, title={FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators}, author={Tcheussi Ngayap, Vanessa Ingrid}, year={2022} }","ama":"Tcheussi Ngayap VI. <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>.; 2022."},"supervisor":[{"full_name":"Clausing, Lennart","orcid":"0000-0003-3789-6034","first_name":"Lennart","last_name":"Clausing","id":"74287"},{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"},{"id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"}],"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2023-06-22T12:04:57Z","date_updated":"2023-06-22T12:07:53Z","author":[{"first_name":"Vanessa Ingrid","last_name":"Tcheussi Ngayap","full_name":"Tcheussi Ngayap, Vanessa Ingrid"}],"status":"public","year":"2022","title":"FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators","user_id":"74287","language":[{"iso":"eng"}],"_id":"45715"},{"_id":"20820","language":[{"iso":"eng"}],"user_id":"74287","author":[{"full_name":"Thiele, Simon","first_name":"Simon","last_name":"Thiele"}],"title":"Implementing Machine Learning Functions as PYNQ FPGA Overlays","year":"2020","status":"public","date_updated":"2022-01-06T06:54:40Z","date_created":"2020-12-21T13:59:55Z","department":[{"_id":"78"}],"type":"bachelorsthesis","citation":{"bibtex":"@book{Thiele_2020, title={Implementing Machine Learning Functions as PYNQ FPGA Overlays}, author={Thiele, Simon}, year={2020} }","ama":"Thiele S. <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>.; 2020.","mla":"Thiele, Simon. <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>. 2020.","short":"S. Thiele, Implementing Machine Learning Functions as PYNQ FPGA Overlays, 2020.","chicago":"Thiele, Simon. <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>, 2020.","ieee":"S. Thiele, <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>. 2020.","apa":"Thiele, S. (2020). <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>."},"supervisor":[{"id":"74287","last_name":"Clausing","first_name":"Lennart","orcid":"0000-0003-3789-6034","full_name":"Clausing, Lennart"},{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"},{"id":"16153","full_name":"Plessl, Christian","orcid":"0000-0001-5728-9982","first_name":"Christian","last_name":"Plessl"}],"project":[{"_id":"1","name":"SFB 901"},{"name":"SFB 901 - Project Area T","_id":"82"},{"_id":"83","name":"SFB 901 -Subproject T1"}]},{"date_created":"2020-12-21T14:02:42Z","department":[{"_id":"78"}],"type":"mastersthesis","citation":{"short":"V. Jaganath, Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows, 2020.","chicago":"Jaganath, Vivek. <i>Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows</i>, 2020.","apa":"Jaganath, V. (2020). <i>Extension and Evaluation of Python-based High-Level Synthesis Tool Flows</i>.","ieee":"V. Jaganath, <i>Extension and Evaluation of Python-based High-Level Synthesis Tool Flows</i>. 2020.","ama":"Jaganath V. <i>Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows</i>.; 2020.","bibtex":"@book{Jaganath_2020, title={Extension and Evaluation of Python-based High-Level Synthesis Tool Flows}, author={Jaganath, Vivek}, year={2020} }","mla":"Jaganath, Vivek. <i>Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows</i>. 2020."},"supervisor":[{"full_name":"Clausing, Lennart","first_name":"Lennart","last_name":"Clausing","orcid":"0000-0003-3789-6034","id":"74287"},{"id":"398","first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco"},{"full_name":"Plessl, Christian","first_name":"Christian","orcid":"0000-0001-5728-9982","last_name":"Plessl","id":"16153"}],"project":[{"name":"SFB 901","_id":"1"},{"name":"SFB 901 - Project Area T","_id":"82"},{"name":"SFB 901 -Subproject T1","_id":"83"}],"_id":"20821","language":[{"iso":"eng"}],"user_id":"74287","author":[{"full_name":"Jaganath, Vivek","last_name":"Jaganath","first_name":"Vivek"}],"status":"public","year":"2020","title":"Extension and Evaluation of Python-based High-Level Synthesis Tool Flows","date_updated":"2022-01-06T06:54:40Z"},{"citation":{"apa":"Mehta, J. D. (2019). <i>Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip</i>.","ieee":"J. D. Mehta, <i>Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip</i>. 2019.","chicago":"Mehta, Jinay D. <i>Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip</i>, 2019.","short":"J.D. Mehta, Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip, 2019.","mla":"Mehta, Jinay D. <i>Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip</i>. 2019.","ama":"Mehta JD. <i>Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip</i>.; 2019.","bibtex":"@book{Mehta_2019, title={Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip}, author={Mehta, Jinay D}, year={2019} }"},"supervisor":[{"id":"74287","full_name":"Clausing, Lennart","first_name":"Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing"}],"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2024-03-11T15:57:13Z","date_updated":"2024-03-11T15:57:39Z","author":[{"last_name":"Mehta","first_name":"Jinay D","full_name":"Mehta, Jinay D"}],"title":"Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip","year":"2019","status":"public","user_id":"74287","language":[{"iso":"eng"}],"_id":"52478"},{"department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2020-02-11T10:22:06Z","file":[{"access_level":"open_access","file_size":5920668,"file_name":"thesis_main.pdf","date_updated":"2021-02-13T16:46:58Z","relation":"main_file","content_type":"application/pdf","file_id":"17351","creator":"clienen","date_created":"2020-07-01T11:46:49Z"}],"language":[{"iso":"eng"}],"date_updated":"2023-07-31T11:58:50Z","publication_status":"submitted","author":[{"id":"60323","last_name":"Lienen","first_name":"Christian","full_name":"Lienen, Christian"}],"title":"Implementing a Real-time System on a Platform FPGA operated with ReconOS","year":"2019","oa":"1","project":[{"name":"SFB 901 - T1: SFB 901 -Subproject T1","_id":"83"},{"name":"SFB 901 - T: SFB 901 - Project Area T","_id":"82"},{"grant_number":"160364472","_id":"1","name":"SFB 901: SFB 901: On-The-Fly Computing - Individualisierte IT-Dienstleistungen in dynamischen Märkten "}],"supervisor":[{"full_name":"Clausing, Lennart","last_name":"Clausing","first_name":"Lennart","orcid":"0000-0003-3789-6034","id":"74287"},{"id":"398","full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco"},{"id":"209","full_name":"Hellebrand, Sybille","orcid":"0000-0002-3717-3939","last_name":"Hellebrand","first_name":"Sybille"}],"citation":{"ieee":"C. Lienen, <i>Implementing a Real-time System on a Platform FPGA operated with ReconOS</i>. Universität Paderborn.","apa":"Lienen, C. (n.d.). <i>Implementing a Real-time System on a Platform FPGA operated with ReconOS</i>. Universität Paderborn.","chicago":"Lienen, Christian. <i>Implementing a Real-Time System on a Platform FPGA Operated with ReconOS</i>. Universität Paderborn, n.d.","short":"C. Lienen, Implementing a Real-Time System on a Platform FPGA Operated with ReconOS, Universität Paderborn, n.d.","mla":"Lienen, Christian. <i>Implementing a Real-Time System on a Platform FPGA Operated with ReconOS</i>. Universität Paderborn.","bibtex":"@book{Lienen, title={Implementing a Real-time System on a Platform FPGA operated with ReconOS}, publisher={Universität Paderborn}, author={Lienen, Christian} }","ama":"Lienen C. <i>Implementing a Real-Time System on a Platform FPGA Operated with ReconOS</i>. Universität Paderborn"},"file_date_updated":"2021-02-13T16:46:58Z","ddc":["004"],"user_id":"60323","_id":"15874","publisher":"Universität Paderborn","has_accepted_license":"1","status":"public"}]