[{"department":[{"_id":"78"}],"type":"bachelorsthesis","date_created":"2024-05-13T14:01:01Z","supervisor":[{"full_name":"Clausing, Lennart","first_name":"Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing","id":"74287"},{"last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco","id":"398"}],"citation":{"short":"R. Hamm, Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen, Paderborn University, 2023.","chicago":"Hamm, Robin. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023.","apa":"Hamm, R. (2023). <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University.","ieee":"R. Hamm, <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023.","ama":"Hamm R. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University; 2023.","bibtex":"@book{Hamm_2023, title={Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen}, publisher={Paderborn University}, author={Hamm, Robin}, year={2023} }","mla":"Hamm, Robin. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023."},"user_id":"398","publisher":"Paderborn University","_id":"54246","language":[{"iso":"ger"}],"date_updated":"2024-05-15T13:29:49Z","author":[{"first_name":"Robin","last_name":"Hamm","full_name":"Hamm, Robin"}],"title":"Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen","status":"public","year":"2023"},{"date_created":"2024-03-11T16:06:00Z","type":"bachelorsthesis","department":[{"_id":"78"}],"supervisor":[{"full_name":"Clausing, Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing","first_name":"Lennart","id":"74287"}],"citation":{"bibtex":"@book{Klassen_2023, title={Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices}, publisher={Paderborn University}, author={Klassen, Alexander}, year={2023} }","ama":"Klassen A. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University; 2023.","mla":"Klassen, Alexander. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023.","short":"A. Klassen, Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices, Paderborn University, 2023.","chicago":"Klassen, Alexander. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023.","ieee":"A. Klassen, <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023.","apa":"Klassen, A. (2023). <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University."},"_id":"52480","language":[{"iso":"eng"}],"publisher":"Paderborn University","user_id":"398","year":"2023","title":"Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices","status":"public","author":[{"first_name":"Alexander","last_name":"Klassen","full_name":"Klassen, Alexander"}],"date_updated":"2024-05-15T13:28:54Z"},{"user_id":"398","_id":"54242","publisher":"Paderborn University","language":[{"iso":"ger"}],"date_updated":"2024-05-15T13:31:08Z","author":[{"first_name":"Gerrit","last_name":"Evers","full_name":"Evers, Gerrit"}],"status":"public","title":"Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation","year":"2023","department":[{"_id":"78"}],"type":"bachelorsthesis","date_created":"2024-05-13T13:59:09Z","supervisor":[{"id":"74287","last_name":"Clausing","orcid":"0000-0003-3789-6034","first_name":"Lennart","full_name":"Clausing, Lennart"},{"id":"398","full_name":"Platzner, Marco","first_name":"Marco","last_name":"Platzner"}],"citation":{"short":"G. Evers, Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation, Paderborn University, 2023.","chicago":"Evers, Gerrit. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023.","apa":"Evers, G. (2023). <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University.","ieee":"G. Evers, <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023.","ama":"Evers G. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University; 2023.","bibtex":"@book{Evers_2023, title={Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation}, publisher={Paderborn University}, author={Evers, Gerrit}, year={2023} }","mla":"Evers, Gerrit. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023."}},{"supervisor":[{"full_name":"Clausing, Lennart","first_name":"Lennart","last_name":"Clausing","orcid":"0000-0003-3789-6034","id":"74287"}],"citation":{"mla":"Raeisi Nafchi, Masood. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","ama":"Raeisi Nafchi M. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University; 2023.","bibtex":"@book{Raeisi Nafchi_2023, title={Reconfigurable Random Forest Implementation on FPGA}, publisher={Paderborn University}, author={Raeisi Nafchi, Masood}, year={2023} }","apa":"Raeisi Nafchi, M. (2023). <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University.","ieee":"M. Raeisi Nafchi, <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","chicago":"Raeisi Nafchi, Masood. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","short":"M. Raeisi Nafchi, Reconfigurable Random Forest Implementation on FPGA, Paderborn University, 2023."},"date_created":"2023-07-18T08:55:14Z","department":[{"_id":"78"}],"type":"mastersthesis","author":[{"first_name":"Masood","last_name":"Raeisi Nafchi","full_name":"Raeisi Nafchi, Masood"}],"status":"public","year":"2023","title":"Reconfigurable Random Forest Implementation on FPGA","date_updated":"2024-05-15T13:32:14Z","_id":"46075","language":[{"iso":"eng"}],"publisher":"Paderborn University","user_id":"398"},{"type":"mastersthesis","department":[{"_id":"78"}],"date_created":"2023-06-22T12:04:57Z","project":[{"_id":"83","name":"SFB 901 - T1: SFB 901 -Subproject T1"},{"_id":"82","name":"SFB 901 - T: SFB 901 - Project Area T"},{"grant_number":"160364472","_id":"1","name":"SFB 901: SFB 901: On-The-Fly Computing - Individualisierte IT-Dienstleistungen in dynamischen Märkten "}],"citation":{"chicago":"Tcheussi Ngayap, Vanessa Ingrid. <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>, 2022.","short":"V.I. Tcheussi Ngayap, FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators, 2022.","apa":"Tcheussi Ngayap, V. I. (2022). <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>.","ieee":"V. I. Tcheussi Ngayap, <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>. 2022.","ama":"Tcheussi Ngayap VI. <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>.; 2022.","bibtex":"@book{Tcheussi Ngayap_2022, title={FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators}, author={Tcheussi Ngayap, Vanessa Ingrid}, year={2022} }","mla":"Tcheussi Ngayap, Vanessa Ingrid. <i>FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators</i>. 2022."},"supervisor":[{"full_name":"Clausing, Lennart","first_name":"Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing","id":"74287"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"},{"id":"209","full_name":"Hellebrand, Sybille","last_name":"Hellebrand","orcid":"0000-0002-3717-3939","first_name":"Sybille"}],"user_id":"74287","_id":"45715","language":[{"iso":"eng"}],"date_updated":"2023-06-22T12:07:53Z","status":"public","year":"2022","title":"FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators","author":[{"first_name":"Vanessa Ingrid","last_name":"Tcheussi Ngayap","full_name":"Tcheussi Ngayap, Vanessa Ingrid"}]},{"date_created":"2020-12-21T13:59:55Z","department":[{"_id":"78"}],"type":"bachelorsthesis","citation":{"ieee":"S. Thiele, <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>. 2020.","apa":"Thiele, S. (2020). <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>.","short":"S. Thiele, Implementing Machine Learning Functions as PYNQ FPGA Overlays, 2020.","chicago":"Thiele, Simon. <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>, 2020.","mla":"Thiele, Simon. <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>. 2020.","bibtex":"@book{Thiele_2020, title={Implementing Machine Learning Functions as PYNQ FPGA Overlays}, author={Thiele, Simon}, year={2020} }","ama":"Thiele S. <i>Implementing Machine Learning Functions as PYNQ FPGA Overlays</i>.; 2020."},"supervisor":[{"first_name":"Lennart","last_name":"Clausing","orcid":"0000-0003-3789-6034","full_name":"Clausing, Lennart","id":"74287"},{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"},{"id":"16153","full_name":"Plessl, Christian","first_name":"Christian","orcid":"0000-0001-5728-9982","last_name":"Plessl"}],"project":[{"name":"SFB 901","_id":"1"},{"name":"SFB 901 - Project Area T","_id":"82"},{"_id":"83","name":"SFB 901 -Subproject T1"}],"_id":"20820","language":[{"iso":"eng"}],"user_id":"74287","author":[{"full_name":"Thiele, Simon","first_name":"Simon","last_name":"Thiele"}],"title":"Implementing Machine Learning Functions as PYNQ FPGA Overlays","status":"public","year":"2020","date_updated":"2022-01-06T06:54:40Z"},{"_id":"20821","language":[{"iso":"eng"}],"user_id":"74287","year":"2020","status":"public","title":"Extension and Evaluation of Python-based High-Level Synthesis Tool Flows","author":[{"full_name":"Jaganath, Vivek","first_name":"Vivek","last_name":"Jaganath"}],"date_updated":"2022-01-06T06:54:40Z","date_created":"2020-12-21T14:02:42Z","type":"mastersthesis","department":[{"_id":"78"}],"citation":{"ieee":"V. Jaganath, <i>Extension and Evaluation of Python-based High-Level Synthesis Tool Flows</i>. 2020.","apa":"Jaganath, V. (2020). <i>Extension and Evaluation of Python-based High-Level Synthesis Tool Flows</i>.","chicago":"Jaganath, Vivek. <i>Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows</i>, 2020.","short":"V. Jaganath, Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows, 2020.","mla":"Jaganath, Vivek. <i>Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows</i>. 2020.","bibtex":"@book{Jaganath_2020, title={Extension and Evaluation of Python-based High-Level Synthesis Tool Flows}, author={Jaganath, Vivek}, year={2020} }","ama":"Jaganath V. <i>Extension and Evaluation of Python-Based High-Level Synthesis Tool Flows</i>.; 2020."},"supervisor":[{"full_name":"Clausing, Lennart","first_name":"Lennart","last_name":"Clausing","orcid":"0000-0003-3789-6034","id":"74287"},{"id":"398","last_name":"Platzner","first_name":"Marco","full_name":"Platzner, Marco"},{"full_name":"Plessl, Christian","last_name":"Plessl","first_name":"Christian","orcid":"0000-0001-5728-9982","id":"16153"}],"project":[{"_id":"1","name":"SFB 901"},{"_id":"82","name":"SFB 901 - Project Area T"},{"_id":"83","name":"SFB 901 -Subproject T1"}]},{"type":"mastersthesis","department":[{"_id":"78"}],"date_created":"2024-03-11T15:57:13Z","citation":{"mla":"Mehta, Jinay D. <i>Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip</i>. 2019.","ama":"Mehta JD. <i>Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip</i>.; 2019.","bibtex":"@book{Mehta_2019, title={Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip}, author={Mehta, Jinay D}, year={2019} }","apa":"Mehta, J. D. (2019). <i>Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip</i>.","ieee":"J. D. Mehta, <i>Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip</i>. 2019.","short":"J.D. Mehta, Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip, 2019.","chicago":"Mehta, Jinay D. <i>Multithreaded Software/Hardware Programming with ReconOS/FreeRTOS on a Reconfigurable System-on-Chip</i>, 2019."},"supervisor":[{"id":"74287","first_name":"Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing","full_name":"Clausing, Lennart"}],"user_id":"74287","language":[{"iso":"eng"}],"_id":"52478","date_updated":"2024-03-11T15:57:39Z","year":"2019","title":"Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Reconfigurable System-on-Chip","status":"public","author":[{"full_name":"Mehta, Jinay D","first_name":"Jinay D","last_name":"Mehta"}]},{"language":[{"iso":"eng"}],"publication_status":"submitted","date_updated":"2023-07-31T11:58:50Z","author":[{"full_name":"Lienen, Christian","last_name":"Lienen","first_name":"Christian","id":"60323"}],"title":"Implementing a Real-time System on a Platform FPGA operated with ReconOS","year":"2019","department":[{"_id":"78"}],"type":"mastersthesis","date_created":"2020-02-11T10:22:06Z","file":[{"content_type":"application/pdf","file_id":"17351","file_size":5920668,"access_level":"open_access","file_name":"thesis_main.pdf","date_updated":"2021-02-13T16:46:58Z","relation":"main_file","date_created":"2020-07-01T11:46:49Z","creator":"clienen"}],"user_id":"60323","ddc":["004"],"_id":"15874","publisher":"Universität Paderborn","has_accepted_license":"1","status":"public","oa":"1","project":[{"_id":"83","name":"SFB 901 - T1: SFB 901 -Subproject T1"},{"_id":"82","name":"SFB 901 - T: SFB 901 - Project Area T"},{"name":"SFB 901: SFB 901: On-The-Fly Computing - Individualisierte IT-Dienstleistungen in dynamischen Märkten ","grant_number":"160364472","_id":"1"}],"citation":{"bibtex":"@book{Lienen, title={Implementing a Real-time System on a Platform FPGA operated with ReconOS}, publisher={Universität Paderborn}, author={Lienen, Christian} }","ama":"Lienen C. <i>Implementing a Real-Time System on a Platform FPGA Operated with ReconOS</i>. Universität Paderborn","mla":"Lienen, Christian. <i>Implementing a Real-Time System on a Platform FPGA Operated with ReconOS</i>. Universität Paderborn.","chicago":"Lienen, Christian. <i>Implementing a Real-Time System on a Platform FPGA Operated with ReconOS</i>. Universität Paderborn, n.d.","short":"C. Lienen, Implementing a Real-Time System on a Platform FPGA Operated with ReconOS, Universität Paderborn, n.d.","ieee":"C. Lienen, <i>Implementing a Real-time System on a Platform FPGA operated with ReconOS</i>. Universität Paderborn.","apa":"Lienen, C. (n.d.). <i>Implementing a Real-time System on a Platform FPGA operated with ReconOS</i>. Universität Paderborn."},"supervisor":[{"id":"74287","full_name":"Clausing, Lennart","first_name":"Lennart","last_name":"Clausing","orcid":"0000-0003-3789-6034"},{"full_name":"Platzner, Marco","last_name":"Platzner","first_name":"Marco","id":"398"},{"id":"209","last_name":"Hellebrand","first_name":"Sybille","orcid":"0000-0002-3717-3939","full_name":"Hellebrand, Sybille"}],"file_date_updated":"2021-02-13T16:46:58Z"}]