[{"extern":"1","language":[{"iso":"eng"}],"user_id":"71922","department":[{"_id":"196"}],"_id":"17105","status":"public","type":"conference","publication":"European Conference on Information Systems","doi":"10.18151/7217329","title":"A gender perspective on business process management competences offered on professional online social networks","date_created":"2020-06-22T08:14:06Z","author":[{"full_name":"Gorbacheva, Elena","last_name":"Gorbacheva","first_name":"Elena"},{"first_name":"Armin","full_name":"Stein, Armin","last_name":"Stein"},{"last_name":"Schmiedel","full_name":"Schmiedel, Theresa","first_name":"Theresa"},{"last_name":"Müller","id":"72849","full_name":"Müller, Oliver","first_name":"Oliver"}],"date_updated":"2022-01-06T06:53:05Z","citation":{"ama":"Gorbacheva E, Stein A, Schmiedel T, Müller O. A gender perspective on business process management competences offered on professional online social networks. In: <i>European Conference on Information Systems</i>. ; 2015. doi:<a href=\"https://doi.org/10.18151/7217329\">10.18151/7217329</a>","chicago":"Gorbacheva, Elena, Armin Stein, Theresa Schmiedel, and Oliver Müller. “A Gender Perspective on Business Process Management Competences Offered on Professional Online Social Networks.” In <i>European Conference on Information Systems</i>, 2015. <a href=\"https://doi.org/10.18151/7217329\">https://doi.org/10.18151/7217329</a>.","ieee":"E. Gorbacheva, A. Stein, T. Schmiedel, and O. Müller, “A gender perspective on business process management competences offered on professional online social networks,” in <i>European Conference on Information Systems</i>, 2015.","mla":"Gorbacheva, Elena, et al. “A Gender Perspective on Business Process Management Competences Offered on Professional Online Social Networks.” <i>European Conference on Information Systems</i>, 2015, doi:<a href=\"https://doi.org/10.18151/7217329\">10.18151/7217329</a>.","short":"E. Gorbacheva, A. Stein, T. Schmiedel, O. Müller, in: European Conference on Information Systems, 2015.","bibtex":"@inproceedings{Gorbacheva_Stein_Schmiedel_Müller_2015, title={A gender perspective on business process management competences offered on professional online social networks}, DOI={<a href=\"https://doi.org/10.18151/7217329\">10.18151/7217329</a>}, booktitle={European Conference on Information Systems}, author={Gorbacheva, Elena and Stein, Armin and Schmiedel, Theresa and Müller, Oliver}, year={2015} }","apa":"Gorbacheva, E., Stein, A., Schmiedel, T., &#38; Müller, O. (2015). A gender perspective on business process management competences offered on professional online social networks. In <i>European Conference on Information Systems</i>. <a href=\"https://doi.org/10.18151/7217329\">https://doi.org/10.18151/7217329</a>"},"year":"2015","publication_identifier":{"isbn":["978-3-00-050284-2"]}},{"citation":{"apa":"vom Brocke, J., Müller, O., Debortoli, S., &#38; Reuter, N. (2015). Potenzialbeurteilung neuer Technologien im Prozesscontrolling. <i>Controlling</i>, <i>26</i>(2), 83–89. <a href=\"https://doi.org/10.15358/0935-0381_2014_2_83\">https://doi.org/10.15358/0935-0381_2014_2_83</a>","bibtex":"@article{vom Brocke_Müller_Debortoli_Reuter_2015, title={Potenzialbeurteilung neuer Technologien im Prozesscontrolling}, volume={26}, DOI={<a href=\"https://doi.org/10.15358/0935-0381_2014_2_83\">10.15358/0935-0381_2014_2_83</a>}, number={2}, journal={Controlling}, publisher={Verlag Franz Vahlen}, author={vom Brocke, Jan and Müller, Oliver and Debortoli, Stefan and Reuter, Nadine}, year={2015}, pages={83–89} }","short":"J. vom Brocke, O. Müller, S. Debortoli, N. Reuter, Controlling 26 (2015) 83–89.","mla":"vom Brocke, Jan, et al. “Potenzialbeurteilung Neuer Technologien Im Prozesscontrolling.” <i>Controlling</i>, vol. 26, no. 2, Verlag Franz Vahlen, 2015, pp. 83–89, doi:<a href=\"https://doi.org/10.15358/0935-0381_2014_2_83\">10.15358/0935-0381_2014_2_83</a>.","ieee":"J. vom Brocke, O. Müller, S. Debortoli, and N. Reuter, “Potenzialbeurteilung neuer Technologien im Prozesscontrolling,” <i>Controlling</i>, vol. 26, no. 2, pp. 83–89, 2015.","chicago":"Brocke, Jan vom, Oliver Müller, Stefan Debortoli, and Nadine Reuter. “Potenzialbeurteilung Neuer Technologien Im Prozesscontrolling.” <i>Controlling</i> 26, no. 2 (2015): 83–89. <a href=\"https://doi.org/10.15358/0935-0381_2014_2_83\">https://doi.org/10.15358/0935-0381_2014_2_83</a>.","ama":"vom Brocke J, Müller O, Debortoli S, Reuter N. Potenzialbeurteilung neuer Technologien im Prozesscontrolling. <i>Controlling</i>. 2015;26(2):83-89. doi:<a href=\"https://doi.org/10.15358/0935-0381_2014_2_83\">10.15358/0935-0381_2014_2_83</a>"},"page":"83-89","intvolume":"        26","year":"2015","issue":"2","publication_status":"published","publication_identifier":{"issn":["0935-0381"]},"doi":"10.15358/0935-0381_2014_2_83","title":"Potenzialbeurteilung neuer Technologien im Prozesscontrolling","date_created":"2020-06-22T08:28:28Z","author":[{"full_name":"vom Brocke, Jan","last_name":"vom Brocke","first_name":"Jan"},{"full_name":"Müller, Oliver","id":"72849","last_name":"Müller","first_name":"Oliver"},{"full_name":"Debortoli, Stefan","last_name":"Debortoli","first_name":"Stefan"},{"first_name":"Nadine","last_name":"Reuter","full_name":"Reuter, Nadine"}],"volume":26,"publisher":"Verlag Franz Vahlen","date_updated":"2022-01-06T06:53:05Z","status":"public","type":"journal_article","publication":"Controlling","extern":"1","language":[{"iso":"eng"}],"user_id":"71922","department":[{"_id":"196"}],"_id":"17108"},{"language":[{"iso":"eng"}],"_id":"10615","user_id":"3118","department":[{"_id":"78"}],"status":"public","type":"mastersthesis","title":"Self-Optimizing Organic Cache","publisher":"Paderborn University","date_updated":"2022-01-06T06:50:47Z","author":[{"full_name":"Ahmed, Abdullah Fathi","last_name":"Ahmed","first_name":"Abdullah Fathi"}],"supervisor":[{"last_name":"Kaufmann","full_name":"Kaufmann, Paul","first_name":"Paul"}],"date_created":"2019-07-10T09:25:13Z","year":"2015","citation":{"ieee":"A. F. Ahmed, <i>Self-Optimizing Organic Cache</i>. Paderborn University, 2015.","chicago":"Ahmed, Abdullah Fathi. <i>Self-Optimizing Organic Cache</i>. Paderborn University, 2015.","ama":"Ahmed AF. <i>Self-Optimizing Organic Cache</i>. Paderborn University; 2015.","short":"A.F. Ahmed, Self-Optimizing Organic Cache, Paderborn University, 2015.","bibtex":"@book{Ahmed_2015, title={Self-Optimizing Organic Cache}, publisher={Paderborn University}, author={Ahmed, Abdullah Fathi}, year={2015} }","mla":"Ahmed, Abdullah Fathi. <i>Self-Optimizing Organic Cache</i>. Paderborn University, 2015.","apa":"Ahmed, A. F. (2015). <i>Self-Optimizing Organic Cache</i>. Paderborn University."}},{"publisher":"Logos Verlag Berlin GmbH","date_updated":"2022-01-06T06:50:48Z","author":[{"full_name":"Beisel, Tobias","last_name":"Beisel","first_name":"Tobias"}],"supervisor":[{"last_name":"Plessl","orcid":"0000-0001-5728-9982","full_name":"Plessl, Christian","id":"16153","first_name":"Christian"}],"date_created":"2019-07-10T09:36:58Z","title":"Management and Scheduling of Accelerators for Heterogeneous High-Performance Computing","publication_identifier":{"isbn":["978-3-8325-4155-2"]},"year":"2015","place":"Berlin","page":"183","citation":{"ieee":"T. Beisel, <i>Management and Scheduling of Accelerators for Heterogeneous High-Performance Computing</i>. Berlin: Logos Verlag Berlin GmbH, 2015.","chicago":"Beisel, Tobias. <i>Management and Scheduling of Accelerators for Heterogeneous High-Performance Computing</i>. Berlin: Logos Verlag Berlin GmbH, 2015.","ama":"Beisel T. <i>Management and Scheduling of Accelerators for Heterogeneous High-Performance Computing</i>. Berlin: Logos Verlag Berlin GmbH; 2015.","apa":"Beisel, T. (2015). <i>Management and Scheduling of Accelerators for Heterogeneous High-Performance Computing</i>. Berlin: Logos Verlag Berlin GmbH.","mla":"Beisel, Tobias. <i>Management and Scheduling of Accelerators for Heterogeneous High-Performance Computing</i>. Logos Verlag Berlin GmbH, 2015.","short":"T. Beisel, Management and Scheduling of Accelerators for Heterogeneous High-Performance Computing, Logos Verlag Berlin GmbH, Berlin, 2015.","bibtex":"@book{Beisel_2015, place={Berlin}, title={Management and Scheduling of Accelerators for Heterogeneous High-Performance Computing}, publisher={Logos Verlag Berlin GmbH}, author={Beisel, Tobias}, year={2015} }"},"_id":"10624","project":[{"name":"Enabling Heterogeneous Hardware Acceleration using Novel Programming and Scheduling Models","_id":"30","grant_number":"01|H11004"}],"department":[{"_id":"78"},{"_id":"27"},{"_id":"518"}],"user_id":"3118","language":[{"iso":"eng"}],"type":"dissertation","abstract":[{"lang":"eng","text":"The use of heterogeneous computing resources, such as graphics processing units or other specialized co-processors, has become widespread in recent years because of their performance and energy efficiency advantages. Operating system approaches that are limited to optimizing CPU usage are no longer sufficient for the efficient utilization of systems that comprise diverse resource types.\r\n\r\nEnabling task preemption on these architectures and migration of tasks between different resource types at run-time is not only key to improving the performance and energy consumption but also to enabling automatic scheduling methods for heterogeneous compute nodes.\r\n\r\nThis thesis proposes novel techniques for run-time management of heterogeneous resources and enabling tasks to migrate between diverse hardware. It provides fundamental work towards future operating systems by discussing implications, limitations, and chances of the heterogeneity and introducing solutions for energy- and performance-efficient run-time systems. Scheduling methods to utilize heterogeneous systems by the use of a centralized scheduler are presented that show benefits over existing approaches in varying case studies."}],"status":"public"},{"title":"Evolution of Heat Flow Prediction Models for FPGA Devices","supervisor":[{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"}],"date_created":"2019-07-10T11:15:13Z","author":[{"first_name":"Hendrik","full_name":"Hangmann, Hendrik","last_name":"Hangmann"}],"date_updated":"2022-01-06T06:50:49Z","publisher":"Paderborn University","citation":{"ama":"Hangmann H. <i>Evolution of Heat Flow Prediction Models for FPGA Devices</i>. Paderborn University; 2015.","chicago":"Hangmann, Hendrik. <i>Evolution of Heat Flow Prediction Models for FPGA Devices</i>. Paderborn University, 2015.","ieee":"H. Hangmann, <i>Evolution of Heat Flow Prediction Models for FPGA Devices</i>. Paderborn University, 2015.","apa":"Hangmann, H. (2015). <i>Evolution of Heat Flow Prediction Models for FPGA Devices</i>. Paderborn University.","bibtex":"@book{Hangmann_2015, title={Evolution of Heat Flow Prediction Models for FPGA Devices}, publisher={Paderborn University}, author={Hangmann, Hendrik}, year={2015} }","mla":"Hangmann, Hendrik. <i>Evolution of Heat Flow Prediction Models for FPGA Devices</i>. Paderborn University, 2015.","short":"H. Hangmann, Evolution of Heat Flow Prediction Models for FPGA Devices, Paderborn University, 2015."},"year":"2015","language":[{"iso":"eng"}],"user_id":"3118","department":[{"_id":"78"}],"_id":"10668","status":"public","type":"mastersthesis"},{"year":"2015","citation":{"apa":"Haupt, C. (2015). <i>Computer Vision basierte Klassifikation von HD EMG Signalen</i>. Paderborn University.","short":"C. Haupt, Computer Vision Basierte Klassifikation von HD EMG Signalen, Paderborn University, 2015.","mla":"Haupt, Christian. <i>Computer Vision Basierte Klassifikation von HD EMG Signalen</i>. Paderborn University, 2015.","bibtex":"@book{Haupt_2015, title={Computer Vision basierte Klassifikation von HD EMG Signalen}, publisher={Paderborn University}, author={Haupt, Christian}, year={2015} }","ama":"Haupt C. <i>Computer Vision Basierte Klassifikation von HD EMG Signalen</i>. Paderborn University; 2015.","ieee":"C. Haupt, <i>Computer Vision basierte Klassifikation von HD EMG Signalen</i>. Paderborn University, 2015.","chicago":"Haupt, Christian. <i>Computer Vision Basierte Klassifikation von HD EMG Signalen</i>. Paderborn University, 2015."},"title":"Computer Vision basierte Klassifikation von HD EMG Signalen","date_updated":"2022-01-06T06:50:49Z","publisher":"Paderborn University","author":[{"first_name":"Christian","last_name":"Haupt","full_name":"Haupt, Christian"}],"supervisor":[{"last_name":"Boschmann","full_name":"Boschmann, Alexander","first_name":"Alexander"}],"date_created":"2019-07-10T11:17:57Z","status":"public","type":"mastersthesis","language":[{"iso":"eng"}],"_id":"10671","department":[{"_id":"78"}],"user_id":"3118"},{"date_created":"2019-07-10T11:18:00Z","author":[{"first_name":"Nam","last_name":"Ho","full_name":"Ho, Nam"},{"first_name":"Abdullah Fathi","full_name":"Ahmed, Abdullah Fathi","last_name":"Ahmed"},{"last_name":"Kaufmann","full_name":"Kaufmann, Paul","first_name":"Paul"},{"first_name":"Marco","full_name":"Platzner, Marco","id":"398","last_name":"Platzner"}],"date_updated":"2022-01-06T06:50:49Z","doi":"10.1109/AHS.2015.7231178","title":"Microarchitectural optimization by means of reconfigurable and evolvable cache mappings","citation":{"short":"N. Ho, A.F. Ahmed, P. Kaufmann, M. Platzner, in: Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS), 2015, pp. 1–7.","mla":"Ho, Nam, et al. “Microarchitectural Optimization by Means of Reconfigurable and Evolvable Cache Mappings.” <i>Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS)</i>, 2015, pp. 1–7, doi:<a href=\"https://doi.org/10.1109/AHS.2015.7231178\">10.1109/AHS.2015.7231178</a>.","bibtex":"@inproceedings{Ho_Ahmed_Kaufmann_Platzner_2015, title={Microarchitectural optimization by means of reconfigurable and evolvable cache mappings}, DOI={<a href=\"https://doi.org/10.1109/AHS.2015.7231178\">10.1109/AHS.2015.7231178</a>}, booktitle={Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS)}, author={Ho, Nam and Ahmed, Abdullah Fathi and Kaufmann, Paul and Platzner, Marco}, year={2015}, pages={1–7} }","apa":"Ho, N., Ahmed, A. F., Kaufmann, P., &#38; Platzner, M. (2015). Microarchitectural optimization by means of reconfigurable and evolvable cache mappings. In <i>Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS)</i> (pp. 1–7). <a href=\"https://doi.org/10.1109/AHS.2015.7231178\">https://doi.org/10.1109/AHS.2015.7231178</a>","ama":"Ho N, Ahmed AF, Kaufmann P, Platzner M. Microarchitectural optimization by means of reconfigurable and evolvable cache mappings. In: <i>Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS)</i>. ; 2015:1-7. doi:<a href=\"https://doi.org/10.1109/AHS.2015.7231178\">10.1109/AHS.2015.7231178</a>","ieee":"N. Ho, A. F. Ahmed, P. Kaufmann, and M. Platzner, “Microarchitectural optimization by means of reconfigurable and evolvable cache mappings,” in <i>Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS)</i>, 2015, pp. 1–7.","chicago":"Ho, Nam, Abdullah Fathi Ahmed, Paul Kaufmann, and Marco Platzner. “Microarchitectural Optimization by Means of Reconfigurable and Evolvable Cache Mappings.” In <i>Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS)</i>, 1–7, 2015. <a href=\"https://doi.org/10.1109/AHS.2015.7231178\">https://doi.org/10.1109/AHS.2015.7231178</a>."},"page":"1-7","year":"2015","user_id":"3118","department":[{"_id":"78"}],"project":[{"grant_number":"257906","name":"Engineering Proprioception in Computing Systems","_id":"31"}],"_id":"10673","language":[{"iso":"eng"}],"keyword":["cache storage","field programmable gate arrays","multiprocessing systems","parallel architectures","reconfigurable architectures","FPGA","dynamic reconfiguration","evolvable cache mapping","many-core architecture","memory-to-cache address mapping function","microarchitectural optimization","multicore architecture","nature-inspired optimization","parallelization degrees","processor","reconfigurable cache mapping","reconfigurable computing","Field programmable gate arrays","Software","Tuning"],"type":"conference","publication":"Proc. NASA/ESA Conf. Adaptive Hardware and Systems (AHS)","status":"public"},{"_id":"10693","department":[{"_id":"78"}],"user_id":"3118","status":"public","publication":"Genetic and Evolutionary Computation (GECCO)","type":"conference","title":"Generator Start-up Sequences Optimization for Network Restoration Using Genetic Algorithm and Simulated Annealing","publisher":"ACM","date_updated":"2022-01-06T06:50:49Z","date_created":"2019-07-10T11:30:00Z","author":[{"first_name":"Paul","full_name":"Kaufmann, Paul","last_name":"Kaufmann"},{"full_name":"Shen, Cong","last_name":"Shen","first_name":"Cong"}],"year":"2015","page":"409-416","citation":{"bibtex":"@inproceedings{Kaufmann_Shen_2015, title={Generator Start-up Sequences Optimization for Network Restoration Using Genetic Algorithm and Simulated Annealing}, booktitle={Genetic and Evolutionary Computation (GECCO)}, publisher={ACM}, author={Kaufmann, Paul and Shen, Cong}, year={2015}, pages={409–416} }","mla":"Kaufmann, Paul, and Cong Shen. “Generator Start-up Sequences Optimization for Network Restoration Using Genetic Algorithm and Simulated Annealing.” <i>Genetic and Evolutionary Computation (GECCO)</i>, ACM, 2015, pp. 409–16.","short":"P. Kaufmann, C. Shen, in: Genetic and Evolutionary Computation (GECCO), ACM, 2015, pp. 409–416.","apa":"Kaufmann, P., &#38; Shen, C. (2015). Generator Start-up Sequences Optimization for Network Restoration Using Genetic Algorithm and Simulated Annealing. In <i>Genetic and Evolutionary Computation (GECCO)</i> (pp. 409–416). ACM.","ama":"Kaufmann P, Shen C. Generator Start-up Sequences Optimization for Network Restoration Using Genetic Algorithm and Simulated Annealing. In: <i>Genetic and Evolutionary Computation (GECCO)</i>. ACM; 2015:409-416.","chicago":"Kaufmann, Paul, and Cong Shen. “Generator Start-up Sequences Optimization for Network Restoration Using Genetic Algorithm and Simulated Annealing.” In <i>Genetic and Evolutionary Computation (GECCO)</i>, 409–16. ACM, 2015.","ieee":"P. Kaufmann and C. Shen, “Generator Start-up Sequences Optimization for Network Restoration Using Genetic Algorithm and Simulated Annealing,” in <i>Genetic and Evolutionary Computation (GECCO)</i>, 2015, pp. 409–416."}},{"status":"public","publication":"Field Programmable Technology (FPT), 2015 International Conference on","type":"conference","language":[{"iso":"eng"}],"_id":"10711","department":[{"_id":"78"}],"user_id":"3118","series_title":"FPT","year":"2015","page":"212-215","citation":{"bibtex":"@inproceedings{Meisner_Platzner_2015, series={FPT}, title={Comparison of thread signatures for error detection in hybrid multi-cores}, DOI={<a href=\"https://doi.org/10.1109/FPT.2015.7393153\">10.1109/FPT.2015.7393153</a>}, booktitle={Field Programmable Technology (FPT), 2015 International Conference on}, author={Meisner, Sebastian and Platzner, Marco}, year={2015}, pages={212–215}, collection={FPT} }","mla":"Meisner, Sebastian, and Marco Platzner. “Comparison of Thread Signatures for Error Detection in Hybrid Multi-Cores.” <i>Field Programmable Technology (FPT), 2015 International Conference On</i>, 2015, pp. 212–15, doi:<a href=\"https://doi.org/10.1109/FPT.2015.7393153\">10.1109/FPT.2015.7393153</a>.","short":"S. Meisner, M. Platzner, in: Field Programmable Technology (FPT), 2015 International Conference On, 2015, pp. 212–215.","apa":"Meisner, S., &#38; Platzner, M. (2015). Comparison of thread signatures for error detection in hybrid multi-cores. In <i>Field Programmable Technology (FPT), 2015 International Conference on</i> (pp. 212–215). <a href=\"https://doi.org/10.1109/FPT.2015.7393153\">https://doi.org/10.1109/FPT.2015.7393153</a>","ama":"Meisner S, Platzner M. Comparison of thread signatures for error detection in hybrid multi-cores. In: <i>Field Programmable Technology (FPT), 2015 International Conference On</i>. FPT. ; 2015:212-215. doi:<a href=\"https://doi.org/10.1109/FPT.2015.7393153\">10.1109/FPT.2015.7393153</a>","ieee":"S. Meisner and M. Platzner, “Comparison of thread signatures for error detection in hybrid multi-cores,” in <i>Field Programmable Technology (FPT), 2015 International Conference on</i>, 2015, pp. 212–215.","chicago":"Meisner, Sebastian, and Marco Platzner. “Comparison of Thread Signatures for Error Detection in Hybrid Multi-Cores.” In <i>Field Programmable Technology (FPT), 2015 International Conference On</i>, 212–15. FPT, 2015. <a href=\"https://doi.org/10.1109/FPT.2015.7393153\">https://doi.org/10.1109/FPT.2015.7393153</a>."},"title":"Comparison of thread signatures for error detection in hybrid multi-cores","doi":"10.1109/FPT.2015.7393153","date_updated":"2022-01-06T06:50:50Z","author":[{"full_name":"Meisner, Sebastian","last_name":"Meisner","first_name":"Sebastian"},{"full_name":"Platzner, Marco","id":"398","last_name":"Platzner","first_name":"Marco"}],"date_created":"2019-07-10T11:47:24Z"},{"type":"bachelorsthesis","status":"public","_id":"10714","project":[{"name":"SFB 901 - Subproject B4","_id":"12"},{"_id":"1","name":"SFB 901"},{"_id":"3","name":"SFB 901 - Project Area B"}],"department":[{"_id":"78"}],"user_id":"477","language":[{"iso":"eng"}],"year":"2015","citation":{"chicago":"Meißner, Roland. <i>Konzept Und Implementation Einer Benutzeroberfläche Zur Generierung Virtueller FPGAs</i>. Universität Paderborn, 2015.","ieee":"R. Meißner, <i>Konzept und Implementation einer Benutzeroberfläche zur Generierung virtueller FPGAs</i>. Universität Paderborn, 2015.","ama":"Meißner R. <i>Konzept Und Implementation Einer Benutzeroberfläche Zur Generierung Virtueller FPGAs</i>. Universität Paderborn; 2015.","apa":"Meißner, R. (2015). <i>Konzept und Implementation einer Benutzeroberfläche zur Generierung virtueller FPGAs</i>. Universität Paderborn.","mla":"Meißner, Roland. <i>Konzept Und Implementation Einer Benutzeroberfläche Zur Generierung Virtueller FPGAs</i>. Universität Paderborn, 2015.","bibtex":"@book{Meißner_2015, title={Konzept und Implementation einer Benutzeroberfläche zur Generierung virtueller FPGAs}, publisher={Universität Paderborn}, author={Meißner, Roland}, year={2015} }","short":"R. Meißner, Konzept Und Implementation Einer Benutzeroberfläche Zur Generierung Virtueller FPGAs, Universität Paderborn, 2015."},"date_updated":"2022-01-06T06:50:50Z","publisher":"Universität Paderborn","author":[{"full_name":"Meißner, Roland","last_name":"Meißner","first_name":"Roland"}],"supervisor":[{"last_name":"Wiersema","id":"3118","full_name":"Wiersema, Tobias","first_name":"Tobias"}],"date_created":"2019-07-10T11:48:25Z","title":"Konzept und Implementation einer Benutzeroberfläche zur Generierung virtueller FPGAs"},{"_id":"10726","user_id":"3118","department":[{"_id":"78"}],"language":[{"iso":"eng"}],"type":"mastersthesis","status":"public","publisher":"Paderborn University","date_updated":"2022-01-06T06:50:50Z","author":[{"first_name":"Thorbjörn","full_name":"Posewsky, Thorbjörn","last_name":"Posewsky"}],"date_created":"2019-07-10T11:54:44Z","supervisor":[{"last_name":"Kaufmann","full_name":"Kaufmann, Paul","first_name":"Paul"}],"title":"Acceleration of Artificial Neural Networks on a Zynq Platform","year":"2015","citation":{"apa":"Posewsky, T. (2015). <i>Acceleration of Artificial Neural Networks on a Zynq Platform</i>. Paderborn University.","mla":"Posewsky, Thorbjörn. <i>Acceleration of Artificial Neural Networks on a Zynq Platform</i>. Paderborn University, 2015.","bibtex":"@book{Posewsky_2015, title={Acceleration of Artificial Neural Networks on a Zynq Platform}, publisher={Paderborn University}, author={Posewsky, Thorbjörn}, year={2015} }","short":"T. Posewsky, Acceleration of Artificial Neural Networks on a Zynq Platform, Paderborn University, 2015.","ama":"Posewsky T. <i>Acceleration of Artificial Neural Networks on a Zynq Platform</i>. Paderborn University; 2015.","ieee":"T. Posewsky, <i>Acceleration of Artificial Neural Networks on a Zynq Platform</i>. Paderborn University, 2015.","chicago":"Posewsky, Thorbjörn. <i>Acceleration of Artificial Neural Networks on a Zynq Platform</i>. Paderborn University, 2015."}},{"series_title":"Lecture Notes in Computer Science","user_id":"3118","department":[{"_id":"78"}],"_id":"10757","status":"public","type":"book","title":"Applications of Evolutionary Computation - 18th European Conference, EvoApplications","date_created":"2019-07-10T12:06:35Z","author":[{"last_name":"M. Mora","full_name":"M. Mora, Antonio","first_name":"Antonio"},{"first_name":"Giovanni","last_name":"Squillero","full_name":"Squillero, Giovanni"},{"first_name":"Alexandros","full_name":"Agapitos, Alexandros","last_name":"Agapitos"},{"first_name":"Paolo","full_name":"Burelli, Paolo","last_name":"Burelli"},{"last_name":"S. Bush","full_name":"S. Bush, William","first_name":"William"},{"first_name":"Stefano","last_name":"Cagnoni","full_name":"Cagnoni, Stefano"},{"first_name":"Carlos","last_name":"Cotta","full_name":"Cotta, Carlos"},{"first_name":"Ivanoe","last_name":"De Falco","full_name":"De Falco, Ivanoe"},{"last_name":"Della Cioppa","full_name":"Della Cioppa, Antonio","first_name":"Antonio"},{"last_name":"Divina","full_name":"Divina, Federico","first_name":"Federico"},{"first_name":"A.E.","last_name":"Eiben","full_name":"Eiben, A.E."},{"last_name":"I. Esparcia-Alc{\\'a}zar","full_name":"I. Esparcia-Alc{\\'a}zar, Anna","first_name":"Anna"},{"full_name":"Fern{\\'a}ndez de Vega, Francisco","last_name":"Fern{\\'a}ndez de Vega","first_name":"Francisco"},{"first_name":"Kyrre","full_name":"Glette, Kyrre","last_name":"Glette"},{"first_name":"Evert","full_name":"Haasdijk, Evert","last_name":"Haasdijk"},{"first_name":"J.","last_name":"Ignacio Hidalgo","full_name":"Ignacio Hidalgo, J."},{"first_name":"Michael","last_name":"Kampouridis","full_name":"Kampouridis, Michael"},{"full_name":"Kaufmann, Paul","last_name":"Kaufmann","first_name":"Paul"},{"last_name":"Mavrovouniotis","full_name":"Mavrovouniotis, Michalis","first_name":"Michalis"},{"first_name":"Trung","last_name":"Thanh Nguyen","full_name":"Thanh Nguyen, Trung"},{"last_name":"Schaefer","full_name":"Schaefer, Robert","first_name":"Robert"},{"last_name":"Sim","full_name":"Sim, Kevin","first_name":"Kevin"},{"first_name":"Ernesto","last_name":"Tarantino","full_name":"Tarantino, Ernesto"},{"last_name":"Urquhart","full_name":"Urquhart, Neil","first_name":"Neil"},{"last_name":"Zhang (editors)","full_name":"Zhang (editors), Mengjie","first_name":"Mengjie"}],"volume":9028,"publisher":"Springer","date_updated":"2022-01-06T06:50:50Z","citation":{"apa":"M. Mora, A., Squillero, G., Agapitos, A., Burelli, P., S. Bush, W., Cagnoni, S., … Zhang (editors), M. (2015). <i>Applications of Evolutionary Computation - 18th European Conference, EvoApplications</i> (Vol. 9028). Copenhagen, Denmark: Springer.","bibtex":"@book{M. Mora_Squillero_Agapitos_Burelli_S. Bush_Cagnoni_Cotta_De Falco_Della Cioppa_Divina_et al._2015, place={Copenhagen, Denmark}, series={Lecture Notes in Computer Science}, title={Applications of Evolutionary Computation - 18th European Conference, EvoApplications}, volume={9028}, publisher={Springer}, author={M. Mora, Antonio and Squillero, Giovanni and Agapitos, Alexandros and Burelli, Paolo and S. Bush, William and Cagnoni, Stefano and Cotta, Carlos and De Falco, Ivanoe and Della Cioppa, Antonio and Divina, Federico and et al.}, year={2015}, collection={Lecture Notes in Computer Science} }","short":"A. M. Mora, G. Squillero, A. Agapitos, P. Burelli, W. S. Bush, S. Cagnoni, C. Cotta, I. De Falco, A. Della Cioppa, F. Divina, A.E. Eiben, A. I. Esparcia-Alc{\\’a}zar, F. Fern{\\’a}ndez de Vega, K. Glette, E. Haasdijk, J. Ignacio Hidalgo, M. Kampouridis, P. Kaufmann, M. Mavrovouniotis, T. Thanh Nguyen, R. Schaefer, K. Sim, E. Tarantino, N. Urquhart, M. Zhang (editors), Applications of Evolutionary Computation - 18th European Conference, EvoApplications, Springer, Copenhagen, Denmark, 2015.","mla":"M. Mora, Antonio, et al. <i>Applications of Evolutionary Computation - 18th European Conference, EvoApplications</i>. Vol. 9028, Springer, 2015.","chicago":"M. Mora, Antonio, Giovanni Squillero, Alexandros Agapitos, Paolo Burelli, William S. Bush, Stefano Cagnoni, Carlos Cotta, et al. <i>Applications of Evolutionary Computation - 18th European Conference, EvoApplications</i>. Vol. 9028. Lecture Notes in Computer Science. Copenhagen, Denmark: Springer, 2015.","ieee":"A. M. Mora <i>et al.</i>, <i>Applications of Evolutionary Computation - 18th European Conference, EvoApplications</i>, vol. 9028. Copenhagen, Denmark: Springer, 2015.","ama":"M. Mora A, Squillero G, Agapitos A, et al. <i>Applications of Evolutionary Computation - 18th European Conference, EvoApplications</i>. Vol 9028. Copenhagen, Denmark: Springer; 2015."},"intvolume":"      9028","year":"2015","place":"Copenhagen, Denmark"},{"year":"2015","citation":{"chicago":"H.W. Leong, Philip, Hideharu Amano, Jason Anderson, Koen Bertels, Jo\\~ao M.P. Cardoso, Oliver Diessel, Guy Gogniat, et al. “Significant Papers from the First 25 Years of the FPL Conference.” In <i>Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL)</i>, 1–3. Imperial College, 2015. <a href=\"https://doi.org/10.1109/FPL.2015.7293747\">https://doi.org/10.1109/FPL.2015.7293747</a>.","ieee":"P. H.W. Leong <i>et al.</i>, “Significant papers from the first 25 years of the FPL conference,” in <i>Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL)</i>, 2015, pp. 1–3.","ama":"H.W. Leong P, Amano H, Anderson J, et al. Significant papers from the first 25 years of the FPL conference. In: <i>Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL)</i>. Imperial College; 2015:1-3. doi:<a href=\"https://doi.org/10.1109/FPL.2015.7293747\">10.1109/FPL.2015.7293747</a>","bibtex":"@inproceedings{H.W. Leong_Amano_Anderson_Bertels_M.P. Cardoso_Diessel_Gogniat_Hutton_Lee_Luk_et al._2015, title={Significant papers from the first 25 years of the FPL conference}, DOI={<a href=\"https://doi.org/10.1109/FPL.2015.7293747\">10.1109/FPL.2015.7293747</a>}, booktitle={Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL)}, publisher={Imperial College}, author={H.W. Leong, Philip and Amano, Hideharu and Anderson, Jason and Bertels, Koen and M.P. Cardoso, Jo\\~ao and Diessel, Oliver and Gogniat, Guy and Hutton, Mike and Lee, JunKyu and Luk, Wayne and et al.}, year={2015}, pages={1–3} }","mla":"H.W. Leong, Philip, et al. “Significant Papers from the First 25 Years of the FPL Conference.” <i>Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL)</i>, Imperial College, 2015, pp. 1–3, doi:<a href=\"https://doi.org/10.1109/FPL.2015.7293747\">10.1109/FPL.2015.7293747</a>.","short":"P. H.W. Leong, H. Amano, J. Anderson, K. Bertels, J. M.P. Cardoso, O. Diessel, G. Gogniat, M. Hutton, J. Lee, W. Luk, P. Lysaght, M. Platzner, V. K. Prasanna, T. Rissa, C. Silvano, H. So, Y. Wang, in: Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL), Imperial College, 2015, pp. 1–3.","apa":"H.W. Leong, P., Amano, H., Anderson, J., Bertels, K., M.P. Cardoso, J., Diessel, O., … Wang, Y. (2015). Significant papers from the first 25 years of the FPL conference. In <i>Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL)</i> (pp. 1–3). Imperial College. <a href=\"https://doi.org/10.1109/FPL.2015.7293747\">https://doi.org/10.1109/FPL.2015.7293747</a>"},"page":"1-3","date_updated":"2022-01-06T06:50:50Z","publisher":"Imperial College","date_created":"2019-07-10T12:07:53Z","author":[{"full_name":"H.W. Leong, Philip","last_name":"H.W. Leong","first_name":"Philip"},{"first_name":"Hideharu","full_name":"Amano, Hideharu","last_name":"Amano"},{"full_name":"Anderson, Jason","last_name":"Anderson","first_name":"Jason"},{"last_name":"Bertels","full_name":"Bertels, Koen","first_name":"Koen"},{"full_name":"M.P. Cardoso, Jo\\~ao","last_name":"M.P. Cardoso","first_name":"Jo\\~ao"},{"full_name":"Diessel, Oliver","last_name":"Diessel","first_name":"Oliver"},{"first_name":"Guy","full_name":"Gogniat, Guy","last_name":"Gogniat"},{"first_name":"Mike","full_name":"Hutton, Mike","last_name":"Hutton"},{"first_name":"JunKyu","full_name":"Lee, JunKyu","last_name":"Lee"},{"full_name":"Luk, Wayne","last_name":"Luk","first_name":"Wayne"},{"last_name":"Lysaght","full_name":"Lysaght, Patrick","first_name":"Patrick"},{"first_name":"Marco","full_name":"Platzner, Marco","id":"398","last_name":"Platzner"},{"first_name":"Viktor","last_name":"K. Prasanna","full_name":"K. Prasanna, Viktor"},{"last_name":"Rissa","full_name":"Rissa, Tero","first_name":"Tero"},{"full_name":"Silvano, Cristina","last_name":"Silvano","first_name":"Cristina"},{"first_name":"Hayden","full_name":"So, Hayden","last_name":"So"},{"first_name":"Yu","full_name":"Wang, Yu","last_name":"Wang"}],"title":"Significant papers from the first 25 years of the FPL conference","doi":"10.1109/FPL.2015.7293747","type":"conference","publication":"Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL)","status":"public","_id":"10765","user_id":"3118","department":[{"_id":"78"}],"language":[{"iso":"eng"}]},{"type":"conference","publication":"Proceedings of the 29th European Simulation and Modelling Conference (ESM)","status":"public","user_id":"3118","department":[{"_id":"78"}],"_id":"10767","language":[{"iso":"eng"}],"citation":{"apa":"Ghribi, I., Ben Abdallah, R., Khalgui, M., &#38; Platzner, M. (2015). New Codesign Solutions for Modelling and Partitioning of Probabilistic Reconfigurable Embedded Software. In <i>Proceedings of the 29th European Simulation and Modelling Conference (ESM)</i>.","mla":"Ghribi, Ines, et al. “New Codesign Solutions for Modelling and Partitioning of Probabilistic Reconfigurable Embedded Software.” <i>Proceedings of the 29th European Simulation and Modelling Conference (ESM)</i>, 2015.","bibtex":"@inproceedings{Ghribi_Ben Abdallah_Khalgui_Platzner_2015, title={New Codesign Solutions for Modelling and Partitioning of Probabilistic Reconfigurable Embedded Software}, booktitle={Proceedings of the 29th European Simulation and Modelling Conference (ESM)}, author={Ghribi, Ines and Ben Abdallah, Riadh and Khalgui, Mohamed and Platzner, Marco}, year={2015} }","short":"I. Ghribi, R. Ben Abdallah, M. Khalgui, M. Platzner, in: Proceedings of the 29th European Simulation and Modelling Conference (ESM), 2015.","ama":"Ghribi I, Ben Abdallah R, Khalgui M, Platzner M. New Codesign Solutions for Modelling and Partitioning of Probabilistic Reconfigurable Embedded Software. In: <i>Proceedings of the 29th European Simulation and Modelling Conference (ESM)</i>. ; 2015.","chicago":"Ghribi, Ines, Riadh Ben Abdallah, Mohamed Khalgui, and Marco Platzner. “New Codesign Solutions for Modelling and Partitioning of Probabilistic Reconfigurable Embedded Software.” In <i>Proceedings of the 29th European Simulation and Modelling Conference (ESM)</i>, 2015.","ieee":"I. Ghribi, R. Ben Abdallah, M. Khalgui, and M. Platzner, “New Codesign Solutions for Modelling and Partitioning of Probabilistic Reconfigurable Embedded Software,” in <i>Proceedings of the 29th European Simulation and Modelling Conference (ESM)</i>, 2015."},"year":"2015","author":[{"full_name":"Ghribi, Ines","last_name":"Ghribi","first_name":"Ines"},{"full_name":"Ben Abdallah, Riadh","last_name":"Ben Abdallah","first_name":"Riadh"},{"last_name":"Khalgui","full_name":"Khalgui, Mohamed","first_name":"Mohamed"},{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco","id":"398"}],"date_created":"2019-07-10T12:07:55Z","date_updated":"2022-01-06T06:50:50Z","title":"New Codesign Solutions for Modelling and Partitioning of Probabilistic Reconfigurable Embedded Software"},{"language":[{"iso":"eng"}],"extern":"1","user_id":"3118","department":[{"_id":"78"}],"_id":"10770","status":"public","type":"journal_article","publication":"IEEE Transactions on Nanotechnology","doi":"10.1109/TNANO.2015.2482359","title":"From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires","date_created":"2019-07-10T12:08:15Z","author":[{"id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi","first_name":"Hassan"},{"full_name":"Gaillardon, Pierre-Emmanuel","last_name":"Gaillardon","first_name":"Pierre-Emmanuel"},{"first_name":"Giovanni","last_name":"De Micheli","full_name":"De Micheli, Giovanni"}],"volume":14,"publisher":"IEEE","date_updated":"2022-01-06T06:50:50Z","citation":{"chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. “From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires.” <i>IEEE Transactions on Nanotechnology</i> 14, no. 6 (2015): 1117–26. <a href=\"https://doi.org/10.1109/TNANO.2015.2482359\">https://doi.org/10.1109/TNANO.2015.2482359</a>.","ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, and G. De Micheli, “From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires,” <i>IEEE Transactions on Nanotechnology</i>, vol. 14, no. 6, pp. 1117–1126, 2015.","ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, De Micheli G. From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires. <i>IEEE Transactions on Nanotechnology</i>. 2015;14(6):1117-1126. doi:<a href=\"https://doi.org/10.1109/TNANO.2015.2482359\">10.1109/TNANO.2015.2482359</a>","bibtex":"@article{Ghasemzadeh Mohammadi_Gaillardon_De Micheli_2015, title={From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires}, volume={14}, DOI={<a href=\"https://doi.org/10.1109/TNANO.2015.2482359\">10.1109/TNANO.2015.2482359</a>}, number={6}, journal={IEEE Transactions on Nanotechnology}, publisher={IEEE}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni}, year={2015}, pages={1117–1126} }","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires.” <i>IEEE Transactions on Nanotechnology</i>, vol. 14, no. 6, IEEE, 2015, pp. 1117–26, doi:<a href=\"https://doi.org/10.1109/TNANO.2015.2482359\">10.1109/TNANO.2015.2482359</a>.","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, G. De Micheli, IEEE Transactions on Nanotechnology 14 (2015) 1117–1126.","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., &#38; De Micheli, G. (2015). From Defect Analysis to Gate-Level Fault Modeling of Controllable-Polarity Silicon Nanowires. <i>IEEE Transactions on Nanotechnology</i>, <i>14</i>(6), 1117–1126. <a href=\"https://doi.org/10.1109/TNANO.2015.2482359\">https://doi.org/10.1109/TNANO.2015.2482359</a>"},"intvolume":"        14","page":"1117-1126","year":"2015","issue":"6"},{"date_updated":"2022-01-06T06:50:50Z","publisher":"IEEE","date_created":"2019-07-10T12:08:16Z","author":[{"last_name":"Ghasemzadeh Mohammadi","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","first_name":"Hassan"},{"first_name":"Pierre-Emmanuel","last_name":"Gaillardon","full_name":"Gaillardon, Pierre-Emmanuel"},{"first_name":"Jian","last_name":"Zhang","full_name":"Zhang, Jian"},{"full_name":"De Micheli, Giovanni","last_name":"De Micheli","first_name":"Giovanni"},{"first_name":"Eduardo","last_name":"Sanchez","full_name":"Sanchez, Eduardo"},{"first_name":"Matteo Sonza","last_name":"Reorda","full_name":"Reorda, Matteo Sonza"}],"title":"On the design of a fault tolerant ripple-carry adder with controllable-polarity transistors","doi":"10.1109/ISVLSI.2015.13","year":"2015","page":"491-496","citation":{"bibtex":"@inproceedings{Ghasemzadeh Mohammadi_Gaillardon_Zhang_De Micheli_Sanchez_Reorda_2015, title={On the design of a fault tolerant ripple-carry adder with controllable-polarity transistors}, DOI={<a href=\"https://doi.org/10.1109/ISVLSI.2015.13\">10.1109/ISVLSI.2015.13</a>}, booktitle={2015 IEEE Computer Society Annual Symposium on VLSI}, publisher={IEEE}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and Zhang, Jian and De Micheli, Giovanni and Sanchez, Eduardo and Reorda, Matteo Sonza}, year={2015}, pages={491–496} }","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “On the Design of a Fault Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors.” <i>2015 IEEE Computer Society Annual Symposium on VLSI</i>, IEEE, 2015, pp. 491–96, doi:<a href=\"https://doi.org/10.1109/ISVLSI.2015.13\">10.1109/ISVLSI.2015.13</a>.","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, J. Zhang, G. De Micheli, E. Sanchez, M.S. Reorda, in: 2015 IEEE Computer Society Annual Symposium on VLSI, IEEE, 2015, pp. 491–496.","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., Zhang, J., De Micheli, G., Sanchez, E., &#38; Reorda, M. S. (2015). On the design of a fault tolerant ripple-carry adder with controllable-polarity transistors. In <i>2015 IEEE Computer Society Annual Symposium on VLSI</i> (pp. 491–496). IEEE. <a href=\"https://doi.org/10.1109/ISVLSI.2015.13\">https://doi.org/10.1109/ISVLSI.2015.13</a>","ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, Zhang J, De Micheli G, Sanchez E, Reorda MS. On the design of a fault tolerant ripple-carry adder with controllable-polarity transistors. In: <i>2015 IEEE Computer Society Annual Symposium on VLSI</i>. IEEE; 2015:491-496. doi:<a href=\"https://doi.org/10.1109/ISVLSI.2015.13\">10.1109/ISVLSI.2015.13</a>","chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, Jian Zhang, Giovanni De Micheli, Eduardo Sanchez, and Matteo Sonza Reorda. “On the Design of a Fault Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors.” In <i>2015 IEEE Computer Society Annual Symposium on VLSI</i>, 491–96. IEEE, 2015. <a href=\"https://doi.org/10.1109/ISVLSI.2015.13\">https://doi.org/10.1109/ISVLSI.2015.13</a>.","ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, J. Zhang, G. De Micheli, E. Sanchez, and M. S. Reorda, “On the design of a fault tolerant ripple-carry adder with controllable-polarity transistors,” in <i>2015 IEEE Computer Society Annual Symposium on VLSI</i>, 2015, pp. 491–496."},"_id":"10771","department":[{"_id":"78"}],"user_id":"3118","language":[{"iso":"eng"}],"extern":"1","publication":"2015 IEEE Computer Society Annual Symposium on VLSI","type":"conference","status":"public"},{"date_created":"2019-07-10T12:08:17Z","author":[{"first_name":"Hassan","id":"61186","full_name":"Ghasemzadeh Mohammadi, Hassan","last_name":"Ghasemzadeh Mohammadi"},{"last_name":"Gaillardon","full_name":"Gaillardon, Pierre-Emmanuel","first_name":"Pierre-Emmanuel"},{"first_name":"Giovanni","last_name":"De Micheli","full_name":"De Micheli, Giovanni"}],"date_updated":"2022-01-06T06:50:50Z","publisher":"EDA Consortium","doi":"10.7873/DATE.2015.0428","title":"Fault modeling in controllable polarity silicon nanowire circuits","page":"453-458","citation":{"ieee":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, and G. De Micheli, “Fault modeling in controllable polarity silicon nanowire circuits,” in <i>Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition</i>, 2015, pp. 453–458.","chicago":"Ghasemzadeh Mohammadi, Hassan, Pierre-Emmanuel Gaillardon, and Giovanni De Micheli. “Fault Modeling in Controllable Polarity Silicon Nanowire Circuits.” In <i>Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition</i>, 453–58. EDA Consortium, 2015. <a href=\"https://doi.org/10.7873/DATE.2015.0428\">https://doi.org/10.7873/DATE.2015.0428</a>.","ama":"Ghasemzadeh Mohammadi H, Gaillardon P-E, De Micheli G. Fault modeling in controllable polarity silicon nanowire circuits. In: <i>Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition</i>. EDA Consortium; 2015:453-458. doi:<a href=\"https://doi.org/10.7873/DATE.2015.0428\">10.7873/DATE.2015.0428</a>","mla":"Ghasemzadeh Mohammadi, Hassan, et al. “Fault Modeling in Controllable Polarity Silicon Nanowire Circuits.” <i>Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition</i>, EDA Consortium, 2015, pp. 453–58, doi:<a href=\"https://doi.org/10.7873/DATE.2015.0428\">10.7873/DATE.2015.0428</a>.","short":"H. Ghasemzadeh Mohammadi, P.-E. Gaillardon, G. De Micheli, in: Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition, EDA Consortium, 2015, pp. 453–458.","bibtex":"@inproceedings{Ghasemzadeh Mohammadi_Gaillardon_De Micheli_2015, title={Fault modeling in controllable polarity silicon nanowire circuits}, DOI={<a href=\"https://doi.org/10.7873/DATE.2015.0428\">10.7873/DATE.2015.0428</a>}, booktitle={Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition}, publisher={EDA Consortium}, author={Ghasemzadeh Mohammadi, Hassan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni}, year={2015}, pages={453–458} }","apa":"Ghasemzadeh Mohammadi, H., Gaillardon, P.-E., &#38; De Micheli, G. (2015). Fault modeling in controllable polarity silicon nanowire circuits. In <i>Proceedings of the 2015 Design, Automation &#38; Test in Europe Conference \\&#38; Exhibition</i> (pp. 453–458). EDA Consortium. <a href=\"https://doi.org/10.7873/DATE.2015.0428\">https://doi.org/10.7873/DATE.2015.0428</a>"},"year":"2015","department":[{"_id":"78"}],"user_id":"3118","_id":"10772","extern":"1","language":[{"iso":"eng"}],"publication":"Proceedings of the 2015 Design, Automation & Test in Europe Conference \\& Exhibition","type":"conference","status":"public"},{"language":[{"iso":"eng"}],"extern":"1","keyword":["embedded systems","field programmable gate arrays","operating systems (computers)","scheduling","μC/OS-II","FPGAs","OS foundation","SafeRTOS","Xenomai","chip utilization ration","complex time constraints","embedded systems","hard real-time hardware task allocation","hard real-time hardware task scheduling","hardware-software real-time operating systems","partially reconfigurable field-programmable gate arrays","resource constraints","safety-critical RTOS","Field programmable gate arrays","Hardware","Job shop scheduling","Real-time systems","Shape","Software"],"department":[{"_id":"78"}],"user_id":"398","_id":"10779","status":"public","publication":"25th International Conference on Field Programmable Logic and Applications (FPL)","type":"conference","doi":"10.1109/FPL.2015.7293994","title":"Over effective hard real-time hardware tasks scheduling and allocation","author":[{"last_name":"Guettatfi","full_name":"Guettatfi, Zakarya","first_name":"Zakarya"},{"first_name":"Omar","full_name":"Kermia, Omar","last_name":"Kermia"},{"last_name":"Khouas","full_name":"Khouas, Abdelhakim","first_name":"Abdelhakim"}],"date_created":"2019-07-10T12:11:36Z","publisher":"Imperial College","date_updated":"2022-01-06T06:50:50Z","citation":{"bibtex":"@inproceedings{Guettatfi_Kermia_Khouas_2015, title={Over effective hard real-time hardware tasks scheduling and allocation}, DOI={<a href=\"https://doi.org/10.1109/FPL.2015.7293994\">10.1109/FPL.2015.7293994</a>}, booktitle={25th International Conference on Field Programmable Logic and Applications (FPL)}, publisher={Imperial College}, author={Guettatfi, Zakarya and Kermia, Omar and Khouas, Abdelhakim}, year={2015} }","short":"Z. Guettatfi, O. Kermia, A. Khouas, in: 25th International Conference on Field Programmable Logic and Applications (FPL), Imperial College, 2015.","mla":"Guettatfi, Zakarya, et al. “Over Effective Hard Real-Time Hardware Tasks Scheduling and Allocation.” <i>25th International Conference on Field Programmable Logic and Applications (FPL)</i>, Imperial College, 2015, doi:<a href=\"https://doi.org/10.1109/FPL.2015.7293994\">10.1109/FPL.2015.7293994</a>.","apa":"Guettatfi, Z., Kermia, O., &#38; Khouas, A. (2015). Over effective hard real-time hardware tasks scheduling and allocation. In <i>25th International Conference on Field Programmable Logic and Applications (FPL)</i>. Imperial College. <a href=\"https://doi.org/10.1109/FPL.2015.7293994\">https://doi.org/10.1109/FPL.2015.7293994</a>","ama":"Guettatfi Z, Kermia O, Khouas A. Over effective hard real-time hardware tasks scheduling and allocation. In: <i>25th International Conference on Field Programmable Logic and Applications (FPL)</i>. Imperial College; 2015. doi:<a href=\"https://doi.org/10.1109/FPL.2015.7293994\">10.1109/FPL.2015.7293994</a>","ieee":"Z. Guettatfi, O. Kermia, and A. Khouas, “Over effective hard real-time hardware tasks scheduling and allocation,” in <i>25th International Conference on Field Programmable Logic and Applications (FPL)</i>, 2015.","chicago":"Guettatfi, Zakarya, Omar Kermia, and Abdelhakim Khouas. “Over Effective Hard Real-Time Hardware Tasks Scheduling and Allocation.” In <i>25th International Conference on Field Programmable Logic and Applications (FPL)</i>. Imperial College, 2015. <a href=\"https://doi.org/10.1109/FPL.2015.7293994\">https://doi.org/10.1109/FPL.2015.7293994</a>."},"year":"2015","publication_identifier":{"issn":["1946-147X"]}},{"type":"conference","publication":"Interspeech 2015","abstract":[{"text":"Noise tracking is an important component of speech enhancement algorithms. Of the many noise trackers proposed, Minimum Statistics (MS) is a particularly popular one due to its simple parameterization and at the same time excellent performance. In this paper we propose to further reduce the number of MS parameters by giving an alternative derivation of an optimal smoothing constant. At the same time the noise tracking performance is improved as is demonstrated by experiments employing speech degraded by various noise types and at different SNR values.","lang":"eng"}],"status":"public","_id":"11739","user_id":"44006","department":[{"_id":"54"}],"keyword":["speech enhancement","noise tracking","optimal smoothing"],"language":[{"iso":"eng"}],"related_material":{"link":[{"url":"https://groups.uni-paderborn.de/nt/pubs/2015/ChHa15_Poster.pdf","description":"Poster","relation":"supplementary_material"}]},"year":"2015","citation":{"ama":"Chinaev A, Haeb-Umbach R. On Optimal Smoothing in Minimum Statistics Based Noise Tracking. In: <i>Interspeech 2015</i>. ; 2015:1785-1789.","chicago":"Chinaev, Aleksej, and Reinhold Haeb-Umbach. “On Optimal Smoothing in Minimum Statistics Based Noise Tracking.” In <i>Interspeech 2015</i>, 1785–89, 2015.","ieee":"A. Chinaev and R. Haeb-Umbach, “On Optimal Smoothing in Minimum Statistics Based Noise Tracking,” in <i>Interspeech 2015</i>, 2015, pp. 1785–1789.","apa":"Chinaev, A., &#38; Haeb-Umbach, R. (2015). On Optimal Smoothing in Minimum Statistics Based Noise Tracking. In <i>Interspeech 2015</i> (pp. 1785–1789).","bibtex":"@inproceedings{Chinaev_Haeb-Umbach_2015, title={On Optimal Smoothing in Minimum Statistics Based Noise Tracking}, booktitle={Interspeech 2015}, author={Chinaev, Aleksej and Haeb-Umbach, Reinhold}, year={2015}, pages={1785–1789} }","mla":"Chinaev, Aleksej, and Reinhold Haeb-Umbach. “On Optimal Smoothing in Minimum Statistics Based Noise Tracking.” <i>Interspeech 2015</i>, 2015, pp. 1785–89.","short":"A. Chinaev, R. Haeb-Umbach, in: Interspeech 2015, 2015, pp. 1785–1789."},"page":"1785-1789","date_updated":"2022-01-06T06:51:08Z","oa":"1","date_created":"2019-07-12T05:27:19Z","author":[{"last_name":"Chinaev","full_name":"Chinaev, Aleksej","first_name":"Aleksej"},{"first_name":"Reinhold","last_name":"Haeb-Umbach","full_name":"Haeb-Umbach, Reinhold","id":"242"}],"title":"On Optimal Smoothing in Minimum Statistics Based Noise Tracking","main_file_link":[{"url":"https://groups.uni-paderborn.de/nt/pubs/2015/ChHa15.pdf","open_access":"1"}]},{"related_material":{"link":[{"relation":"supplementary_material","description":"Poster","url":"https://groups.uni-paderborn.de/nt/pubs/2015/DeWaHa_Poster.pdf"}]},"citation":{"ama":"Despotovic V, Walter O, Haeb-Umbach R. Semantic Analysis of Spoken Input using Markov Logic Networks. In: <i>INTERSPEECH 2015</i>. ; 2015.","ieee":"V. Despotovic, O. Walter, and R. Haeb-Umbach, “Semantic Analysis of Spoken Input using Markov Logic Networks,” in <i>INTERSPEECH 2015</i>, 2015.","chicago":"Despotovic, Vladimir, Oliver Walter, and Reinhold Haeb-Umbach. “Semantic Analysis of Spoken Input Using Markov Logic Networks.” In <i>INTERSPEECH 2015</i>, 2015.","bibtex":"@inproceedings{Despotovic_Walter_Haeb-Umbach_2015, title={Semantic Analysis of Spoken Input using Markov Logic Networks}, booktitle={INTERSPEECH 2015}, author={Despotovic, Vladimir and Walter, Oliver and Haeb-Umbach, Reinhold}, year={2015} }","short":"V. Despotovic, O. Walter, R. Haeb-Umbach, in: INTERSPEECH 2015, 2015.","mla":"Despotovic, Vladimir, et al. “Semantic Analysis of Spoken Input Using Markov Logic Networks.” <i>INTERSPEECH 2015</i>, 2015.","apa":"Despotovic, V., Walter, O., &#38; Haeb-Umbach, R. (2015). Semantic Analysis of Spoken Input using Markov Logic Networks. In <i>INTERSPEECH 2015</i>."},"year":"2015","date_created":"2019-07-12T05:27:30Z","author":[{"last_name":"Despotovic","full_name":"Despotovic, Vladimir","first_name":"Vladimir"},{"last_name":"Walter","full_name":"Walter, Oliver","first_name":"Oliver"},{"first_name":"Reinhold","last_name":"Haeb-Umbach","full_name":"Haeb-Umbach, Reinhold","id":"242"}],"oa":"1","date_updated":"2022-01-06T06:51:08Z","main_file_link":[{"open_access":"1","url":"https://groups.uni-paderborn.de/nt/pubs/2015/DeWaHa.pdf"}],"title":"Semantic Analysis of Spoken Input using Markov Logic Networks","publication":"INTERSPEECH 2015","type":"conference","status":"public","abstract":[{"text":"We present a semantic analysis technique for spoken input using Markov Logic Networks (MLNs). MLNs combine graphical models with first-order logic. They areparticularly suitable for providing inference in the presence of inconsistent and incomplete data, which are typical of an automatic speech recognizer's (ASR) output in the presence of degraded speech. The target application is a speech interface to a home automation system to be operated by people with speech impairments, where the ASR output is particularly noisy. In order to cater for dysarthric speech with non-canonical phoneme realizations, acoustic representations of the input speech are learned in an unsupervised fashion. While training data transcripts are not required for the acoustic model training, the MLN training requires supervision, however, at a rather loose and abstract level. Results on two databases, one of them for dysarthric speech, show that MLN-based semantic analysis clearly outperforms baseline approaches employing non-negative matrix factorization, multinomial naive Bayes models, or support vector machines.","lang":"eng"}],"department":[{"_id":"54"}],"user_id":"44006","_id":"11748","language":[{"iso":"eng"}]}]