[{"type":"bachelorsthesis","status":"public","department":[{"_id":"78"}],"user_id":"398","_id":"42839","project":[{"grant_number":"160364472","_id":"14","name":"SFB 901 - C2: SFB 901 - Subproject C2"},{"name":"SFB 901 - C: SFB 901 - Project Area C","_id":"4"},{"name":"SFB 901: SFB 901","_id":"1","grant_number":"160364472"}],"language":[{"iso":"eng"}],"extern":"1","citation":{"apa":"Mehlich, F. (2023). <i>An Evaluation of XCS on the OpenAI Gym</i>. Paderborn University.","short":"F. Mehlich, An Evaluation of XCS on the OpenAI Gym, Paderborn University, Paderborn, 2023.","mla":"Mehlich, Florian. <i>An Evaluation of XCS on the OpenAI Gym</i>. Paderborn University, 2023.","bibtex":"@book{Mehlich_2023, place={Paderborn}, title={An Evaluation of XCS on the OpenAI Gym}, publisher={Paderborn University}, author={Mehlich, Florian}, year={2023} }","ama":"Mehlich F. <i>An Evaluation of XCS on the OpenAI Gym</i>. Paderborn University; 2023.","chicago":"Mehlich, Florian. <i>An Evaluation of XCS on the OpenAI Gym</i>. Paderborn: Paderborn University, 2023.","ieee":"F. Mehlich, <i>An Evaluation of XCS on the OpenAI Gym</i>. Paderborn: Paderborn University, 2023."},"place":"Paderborn","year":"2023","supervisor":[{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"},{"orcid":"0000-0003-1377-3339","last_name":"Hansmeier","full_name":"Hansmeier, Tim","id":"49992","first_name":"Tim"}],"date_created":"2023-03-07T12:22:57Z","author":[{"full_name":"Mehlich, Florian","last_name":"Mehlich","first_name":"Florian"}],"date_updated":"2024-05-15T13:14:54Z","publisher":"Paderborn University","title":"An Evaluation of XCS on the OpenAI Gym"},{"language":[{"iso":"eng"}],"department":[{"_id":"78"}],"user_id":"398","_id":"53930","status":"public","type":"mastersthesis","title":"A Comparison of Algorithms for the Generation of Layouts based on Reconfigurable Slots on FPGAs","supervisor":[{"last_name":"Platzner","full_name":"Platzner, Marco","first_name":"Marco"}],"date_created":"2024-05-06T09:20:17Z","author":[{"first_name":"Yashwanth ","full_name":"Tadakamalla, Yashwanth ","last_name":"Tadakamalla"}],"date_updated":"2024-05-15T13:21:03Z","publisher":"Paderborn University","citation":{"apa":"Tadakamalla, Y. (2023). <i>A Comparison of Algorithms for the Generation of Layouts based on Reconfigurable Slots on FPGAs</i>. Paderborn University.","short":"Y. Tadakamalla, A Comparison of Algorithms for the Generation of Layouts Based on Reconfigurable Slots on FPGAs, Paderborn University, 2023.","mla":"Tadakamalla, Yashwanth. <i>A Comparison of Algorithms for the Generation of Layouts Based on Reconfigurable Slots on FPGAs</i>. Paderborn University, 2023.","bibtex":"@book{Tadakamalla_2023, title={A Comparison of Algorithms for the Generation of Layouts based on Reconfigurable Slots on FPGAs}, publisher={Paderborn University}, author={Tadakamalla, Yashwanth }, year={2023} }","ama":"Tadakamalla Y. <i>A Comparison of Algorithms for the Generation of Layouts Based on Reconfigurable Slots on FPGAs</i>. Paderborn University; 2023.","ieee":"Y. Tadakamalla, <i>A Comparison of Algorithms for the Generation of Layouts based on Reconfigurable Slots on FPGAs</i>. Paderborn University, 2023.","chicago":"Tadakamalla, Yashwanth . <i>A Comparison of Algorithms for the Generation of Layouts Based on Reconfigurable Slots on FPGAs</i>. Paderborn University, 2023."},"year":"2023"},{"status":"public","type":"mastersthesis","language":[{"iso":"eng"}],"department":[{"_id":"78"}],"user_id":"398","_id":"54295","citation":{"ieee":"S. H. Middeke, <i>Design and Realization of Optimized Intra-FPGA ROS 2 Communication</i>. Paderborn University, 2023.","chicago":"Middeke, Sorel Horst. <i>Design and Realization of Optimized Intra-FPGA ROS 2 Communication</i>. Paderborn University, 2023.","ama":"Middeke SH. <i>Design and Realization of Optimized Intra-FPGA ROS 2 Communication</i>. Paderborn University; 2023.","apa":"Middeke, S. H. (2023). <i>Design and Realization of Optimized Intra-FPGA ROS 2 Communication</i>. Paderborn University.","short":"S.H. Middeke, Design and Realization of Optimized Intra-FPGA ROS 2 Communication, Paderborn University, 2023.","mla":"Middeke, Sorel Horst. <i>Design and Realization of Optimized Intra-FPGA ROS 2 Communication</i>. Paderborn University, 2023.","bibtex":"@book{Middeke_2023, title={Design and Realization of Optimized Intra-FPGA ROS 2 Communication}, publisher={Paderborn University}, author={Middeke, Sorel Horst}, year={2023} }"},"year":"2023","title":"Design and Realization of Optimized Intra-FPGA ROS 2 Communication","author":[{"first_name":"Sorel Horst","full_name":"Middeke, Sorel Horst","last_name":"Middeke"}],"date_created":"2024-05-15T13:13:23Z","supervisor":[{"full_name":"Lienen , Christian ","last_name":"Lienen ","first_name":"Christian "}],"publisher":"Paderborn University","date_updated":"2024-05-15T13:13:38Z"},{"type":"mastersthesis","status":"public","_id":"54294","user_id":"398","department":[{"_id":"78"}],"language":[{"iso":"eng"}],"year":"2023","citation":{"chicago":"Thiele, Simon. <i>A Hardware/Software Co-Designed ORB-SLAM2 Algorithm for FPGA</i>. Paderborn University, 2023.","ieee":"S. Thiele, <i>A Hardware/Software Co-designed ORB-SLAM2 Algorithm for FPGA</i>. Paderborn University, 2023.","ama":"Thiele S. <i>A Hardware/Software Co-Designed ORB-SLAM2 Algorithm for FPGA</i>. Paderborn University; 2023.","mla":"Thiele, Simon. <i>A Hardware/Software Co-Designed ORB-SLAM2 Algorithm for FPGA</i>. Paderborn University, 2023.","bibtex":"@book{Thiele_2023, title={A Hardware/Software Co-designed ORB-SLAM2 Algorithm for FPGA}, publisher={Paderborn University}, author={Thiele, Simon}, year={2023} }","short":"S. Thiele, A Hardware/Software Co-Designed ORB-SLAM2 Algorithm for FPGA, Paderborn University, 2023.","apa":"Thiele, S. (2023). <i>A Hardware/Software Co-designed ORB-SLAM2 Algorithm for FPGA</i>. Paderborn University."},"publisher":"Paderborn University","date_updated":"2024-05-15T13:12:03Z","date_created":"2024-05-15T13:11:45Z","author":[{"first_name":"Simon","last_name":"Thiele","full_name":"Thiele, Simon"}],"supervisor":[{"last_name":"Lienen","full_name":"Lienen, Christian ","first_name":"Christian "}],"title":"A Hardware/Software Co-designed ORB-SLAM2 Algorithm for FPGA"},{"title":"Implementation and Evaluation of a ReconROS-based Obstacle Avoidance Architecture for Autonomous Robots","date_updated":"2024-05-15T13:19:09Z","publisher":"Paderborn University","author":[{"last_name":"Abooof","full_name":"Abooof, Alhussain","first_name":"Alhussain"}],"date_created":"2024-05-15T13:18:15Z","year":"2023","citation":{"short":"A. Abooof, Implementation and Evaluation of a ReconROS-Based Obstacle Avoidance Architecture for Autonomous Robots, Paderborn University, 2023.","mla":"Abooof, Alhussain. <i>Implementation and Evaluation of a ReconROS-Based Obstacle Avoidance Architecture for Autonomous Robots</i>. Paderborn University, 2023.","bibtex":"@book{Abooof_2023, title={Implementation and Evaluation of a ReconROS-based Obstacle Avoidance Architecture for Autonomous Robots}, publisher={Paderborn University}, author={Abooof, Alhussain}, year={2023} }","apa":"Abooof, A. (2023). <i>Implementation and Evaluation of a ReconROS-based Obstacle Avoidance Architecture for Autonomous Robots</i>. Paderborn University.","ama":"Abooof A. <i>Implementation and Evaluation of a ReconROS-Based Obstacle Avoidance Architecture for Autonomous Robots</i>. Paderborn University; 2023.","chicago":"Abooof, Alhussain. <i>Implementation and Evaluation of a ReconROS-Based Obstacle Avoidance Architecture for Autonomous Robots</i>. Paderborn University, 2023.","ieee":"A. Abooof, <i>Implementation and Evaluation of a ReconROS-based Obstacle Avoidance Architecture for Autonomous Robots</i>. Paderborn University, 2023."},"language":[{"iso":"eng"}],"_id":"54297","department":[{"_id":"78"}],"user_id":"398","status":"public","type":"mastersthesis"},{"_id":"54296","department":[{"_id":"78"}],"user_id":"398","language":[{"iso":"eng"}],"type":"mastersthesis","status":"public","publisher":"Paderborn University","date_updated":"2024-05-15T13:15:57Z","date_created":"2024-05-15T13:15:52Z","author":[{"full_name":"Rao, Aniruddh P","last_name":"Rao","first_name":"Aniruddh P"}],"title":"Multithreaded Software/Hardware Programming with ReconOS/Zephyr on a RISC-V-based System-on-Chip","year":"2023","citation":{"ama":"Rao AP. <i>Multithreaded Software/Hardware Programming with ReconOS/Zephyr on a RISC-V-Based System-on-Chip</i>. Paderborn University; 2023.","ieee":"A. P. Rao, <i>Multithreaded Software/Hardware Programming with ReconOS/Zephyr on a RISC-V-based System-on-Chip</i>. Paderborn University, 2023.","chicago":"Rao, Aniruddh P. <i>Multithreaded Software/Hardware Programming with ReconOS/Zephyr on a RISC-V-Based System-on-Chip</i>. Paderborn University, 2023.","short":"A.P. Rao, Multithreaded Software/Hardware Programming with ReconOS/Zephyr on a RISC-V-Based System-on-Chip, Paderborn University, 2023.","mla":"Rao, Aniruddh P. <i>Multithreaded Software/Hardware Programming with ReconOS/Zephyr on a RISC-V-Based System-on-Chip</i>. Paderborn University, 2023.","bibtex":"@book{Rao_2023, title={Multithreaded Software/Hardware Programming with ReconOS/Zephyr on a RISC-V-based System-on-Chip}, publisher={Paderborn University}, author={Rao, Aniruddh P}, year={2023} }","apa":"Rao, A. P. (2023). <i>Multithreaded Software/Hardware Programming with ReconOS/Zephyr on a RISC-V-based System-on-Chip</i>. Paderborn University."}},{"citation":{"ama":"Simon-Mertens F. <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University; 2023.","ieee":"F. Simon-Mertens, <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University, 2023.","chicago":"Simon-Mertens, Florian. <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University, 2023.","apa":"Simon-Mertens, F. (2023). <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University.","mla":"Simon-Mertens, Florian. <i>Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation</i>. Paderborn University, 2023.","bibtex":"@book{Simon-Mertens_2023, title={Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation}, publisher={Paderborn University}, author={Simon-Mertens, Florian}, year={2023} }","short":"F. Simon-Mertens, Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation, Paderborn University, 2023."},"year":"2023","date_created":"2023-06-23T10:41:54Z","supervisor":[{"first_name":"Felix","orcid":"0000-0003-4987-5708","last_name":"Jentzsch","full_name":"Jentzsch, Felix","id":"55631"},{"last_name":"Platzner","id":"398","full_name":"Platzner, Marco","first_name":"Marco"},{"first_name":"Tobias","last_name":"Kenter","id":"3145","full_name":"Kenter, Tobias"}],"author":[{"first_name":"Florian","full_name":"Simon-Mertens, Florian","last_name":"Simon-Mertens"}],"date_updated":"2024-05-15T13:29:13Z","publisher":"Paderborn University","title":"Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation","type":"bachelorsthesis","status":"public","department":[{"_id":"78"}],"user_id":"398","_id":"45762","project":[{"name":"PC2: Computing Resources Provided by the Paderborn Center for Parallel Computing","_id":"52"}],"language":[{"iso":"ger"}]},{"title":"Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs","date_updated":"2024-05-15T13:30:41Z","publisher":"Paderborn University","date_created":"2024-05-13T13:58:31Z","supervisor":[{"first_name":"Felix","full_name":"Jentzsch, Felix","id":"55631","orcid":"0000-0003-4987-5708","last_name":"Jentzsch"},{"first_name":"Marco","full_name":"Platzner, Marco","id":"398","last_name":"Platzner"}],"author":[{"full_name":"Oviasogie, Marvin Osaretin","last_name":"Oviasogie","first_name":"Marvin Osaretin"}],"year":"2023","citation":{"ieee":"M. O. Oviasogie, <i>Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University, 2023.","chicago":"Oviasogie, Marvin Osaretin. <i>Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University, 2023.","ama":"Oviasogie MO. <i>Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University; 2023.","short":"M.O. Oviasogie, Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs, Paderborn University, 2023.","mla":"Oviasogie, Marvin Osaretin. <i>Demonstrator for Dataflow-Based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University, 2023.","bibtex":"@book{Oviasogie_2023, title={Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs}, publisher={Paderborn University}, author={Oviasogie, Marvin Osaretin}, year={2023} }","apa":"Oviasogie, M. O. (2023). <i>Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs</i>. Paderborn University."},"language":[{"iso":"eng"}],"_id":"54243","department":[{"_id":"78"}],"user_id":"398","status":"public","type":"bachelorsthesis"},{"user_id":"398","department":[{"_id":"78"}],"_id":"54241","language":[{"iso":"eng"}],"type":"bachelorsthesis","status":"public","date_created":"2024-05-13T13:56:45Z","author":[{"full_name":"Reuter, Lucas David","last_name":"Reuter","first_name":"Lucas David"}],"supervisor":[{"full_name":"Jentzsch, Felix","id":"55631","orcid":"0000-0003-4987-5708","last_name":"Jentzsch","first_name":"Felix"},{"first_name":"Marco","full_name":"Platzner, Marco","id":"398","last_name":"Platzner"}],"date_updated":"2024-05-15T13:30:54Z","publisher":"Paderborn University","title":"Development of a Power Analysis Framework for Embedded FPGA Accelerators","citation":{"ama":"Reuter LD. <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University; 2023.","ieee":"L. D. Reuter, <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University, 2023.","chicago":"Reuter, Lucas David. <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University, 2023.","mla":"Reuter, Lucas David. <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University, 2023.","short":"L.D. Reuter, Development of a Power Analysis Framework for Embedded FPGA Accelerators, Paderborn University, 2023.","bibtex":"@book{Reuter_2023, title={Development of a Power Analysis Framework for Embedded FPGA Accelerators}, publisher={Paderborn University}, author={Reuter, Lucas David}, year={2023} }","apa":"Reuter, L. D. (2023). <i>Development of a Power Analysis Framework for Embedded FPGA Accelerators</i>. Paderborn University."},"year":"2023"},{"_id":"54246","user_id":"398","department":[{"_id":"78"}],"language":[{"iso":"ger"}],"type":"bachelorsthesis","status":"public","publisher":"Paderborn University","date_updated":"2024-05-15T13:29:49Z","supervisor":[{"first_name":"Lennart","id":"74287","full_name":"Clausing, Lennart","last_name":"Clausing","orcid":"0000-0003-3789-6034"},{"first_name":"Marco","last_name":"Platzner","id":"398","full_name":"Platzner, Marco"}],"author":[{"full_name":"Hamm, Robin","last_name":"Hamm","first_name":"Robin"}],"date_created":"2024-05-13T14:01:01Z","title":"Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen","year":"2023","citation":{"chicago":"Hamm, Robin. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023.","ieee":"R. Hamm, <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023.","ama":"Hamm R. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University; 2023.","mla":"Hamm, Robin. <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University, 2023.","bibtex":"@book{Hamm_2023, title={Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen}, publisher={Paderborn University}, author={Hamm, Robin}, year={2023} }","short":"R. Hamm, Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen, Paderborn University, 2023.","apa":"Hamm, R. (2023). <i>Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen</i>. Paderborn University."}},{"_id":"52480","department":[{"_id":"78"}],"user_id":"398","language":[{"iso":"eng"}],"type":"bachelorsthesis","status":"public","publisher":"Paderborn University","date_updated":"2024-05-15T13:28:54Z","supervisor":[{"first_name":"Lennart","full_name":"Clausing, Lennart","id":"74287","orcid":"0000-0003-3789-6034","last_name":"Clausing"}],"author":[{"full_name":"Klassen, Alexander","last_name":"Klassen","first_name":"Alexander"}],"date_created":"2024-03-11T16:06:00Z","title":"Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices","year":"2023","citation":{"chicago":"Klassen, Alexander. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023.","ieee":"A. Klassen, <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023.","ama":"Klassen A. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University; 2023.","short":"A. Klassen, Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices, Paderborn University, 2023.","mla":"Klassen, Alexander. <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University, 2023.","bibtex":"@book{Klassen_2023, title={Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices}, publisher={Paderborn University}, author={Klassen, Alexander}, year={2023} }","apa":"Klassen, A. (2023). <i>Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices</i>. Paderborn University."}},{"date_updated":"2024-05-15T13:24:38Z","publisher":"Paderborn University","supervisor":[{"first_name":"Marco","last_name":"Platzner","full_name":"Platzner, Marco"}],"author":[{"full_name":"Tsague Dingo, Jorian","last_name":"Tsague Dingo","first_name":"Jorian"}],"date_created":"2024-05-15T13:24:34Z","title":"Ein Simulator für Schedulability-Experimente mit periodischen Tasks auf FPGAs","year":"2023","citation":{"mla":"Tsague Dingo, Jorian. <i>Ein Simulator Für Schedulability-Experimente Mit Periodischen Tasks Auf FPGAs</i>. Paderborn University, 2023.","short":"J. Tsague Dingo, Ein Simulator Für Schedulability-Experimente Mit Periodischen Tasks Auf FPGAs, Paderborn University, 2023.","bibtex":"@book{Tsague Dingo_2023, title={Ein Simulator für Schedulability-Experimente mit periodischen Tasks auf FPGAs}, publisher={Paderborn University}, author={Tsague Dingo, Jorian}, year={2023} }","apa":"Tsague Dingo, J. (2023). <i>Ein Simulator für Schedulability-Experimente mit periodischen Tasks auf FPGAs</i>. Paderborn University.","chicago":"Tsague Dingo, Jorian. <i>Ein Simulator Für Schedulability-Experimente Mit Periodischen Tasks Auf FPGAs</i>. Paderborn University, 2023.","ieee":"J. Tsague Dingo, <i>Ein Simulator für Schedulability-Experimente mit periodischen Tasks auf FPGAs</i>. Paderborn University, 2023.","ama":"Tsague Dingo J. <i>Ein Simulator Für Schedulability-Experimente Mit Periodischen Tasks Auf FPGAs</i>. Paderborn University; 2023."},"_id":"54298","department":[{"_id":"78"}],"user_id":"398","language":[{"iso":"eng"}],"type":"bachelorsthesis","status":"public"},{"title":"Evaluation of Classifier Migration Between Multiple XCS Populations","publisher":"Paderborn University","date_updated":"2024-05-15T13:26:23Z","date_created":"2024-05-15T13:26:17Z","supervisor":[{"full_name":"Hansmeier, Tim ","last_name":"Hansmeier","first_name":"Tim "}],"author":[{"first_name":"Mathis","last_name":"Brede","full_name":"Brede, Mathis"}],"year":"2023","citation":{"ama":"Brede M. <i>Evaluation of Classifier Migration Between Multiple XCS Populations</i>. Paderborn University; 2023.","ieee":"M. Brede, <i>Evaluation of Classifier Migration Between Multiple XCS Populations</i>. Paderborn University, 2023.","chicago":"Brede, Mathis. <i>Evaluation of Classifier Migration Between Multiple XCS Populations</i>. Paderborn University, 2023.","apa":"Brede, M. (2023). <i>Evaluation of Classifier Migration Between Multiple XCS Populations</i>. Paderborn University.","mla":"Brede, Mathis. <i>Evaluation of Classifier Migration Between Multiple XCS Populations</i>. Paderborn University, 2023.","short":"M. Brede, Evaluation of Classifier Migration Between Multiple XCS Populations, Paderborn University, 2023.","bibtex":"@book{Brede_2023, title={Evaluation of Classifier Migration Between Multiple XCS Populations}, publisher={Paderborn University}, author={Brede, Mathis}, year={2023} }"},"language":[{"iso":"eng"}],"_id":"54299","department":[{"_id":"78"}],"user_id":"398","status":"public","type":"mastersthesis"},{"year":"2023","citation":{"ieee":"A. Nowosad, <i>Design and Realization of an Intra-FPGA ROS 2 Communication Infrastructure for the ReconROS Executor</i>. Paderborn University, 2023.","chicago":"Nowosad, Alexander. <i>Design and Realization of an Intra-FPGA ROS 2 Communication Infrastructure for the ReconROS Executor</i>. Paderborn University, 2023.","ama":"Nowosad A. <i>Design and Realization of an Intra-FPGA ROS 2 Communication Infrastructure for the ReconROS Executor</i>. Paderborn University; 2023.","mla":"Nowosad, Alexander. <i>Design and Realization of an Intra-FPGA ROS 2 Communication Infrastructure for the ReconROS Executor</i>. Paderborn University, 2023.","bibtex":"@book{Nowosad_2023, title={Design and Realization of an Intra-FPGA ROS 2 Communication Infrastructure for the ReconROS Executor}, publisher={Paderborn University}, author={Nowosad, Alexander}, year={2023} }","short":"A. Nowosad, Design and Realization of an Intra-FPGA ROS 2 Communication Infrastructure for the ReconROS Executor, Paderborn University, 2023.","apa":"Nowosad, A. (2023). <i>Design and Realization of an Intra-FPGA ROS 2 Communication Infrastructure for the ReconROS Executor</i>. Paderborn University."},"publisher":"Paderborn University","date_updated":"2024-05-15T13:27:26Z","date_created":"2024-05-15T13:27:19Z","author":[{"first_name":"Alexander","full_name":"Nowosad, Alexander","last_name":"Nowosad"}],"title":"Design and Realization of an Intra-FPGA ROS 2 Communication Infrastructure for the ReconROS Executor","type":"mastersthesis","status":"public","_id":"54300","user_id":"398","department":[{"_id":"78"}],"language":[{"iso":"eng"}]},{"status":"public","type":"mastersthesis","language":[{"iso":"eng"}],"user_id":"398","department":[{"_id":"78"}],"_id":"54244","citation":{"ama":"AlAidroos S. <i>Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform</i>. Paderborn University; 2023.","ieee":"S. AlAidroos, <i>Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform</i>. Paderborn University, 2023.","chicago":"AlAidroos, Salem. <i>Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform</i>. Paderborn University, 2023.","apa":"AlAidroos, S. (2023). <i>Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform</i>. Paderborn University.","bibtex":"@book{AlAidroos_2023, title={Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform}, publisher={Paderborn University}, author={AlAidroos, Salem}, year={2023} }","short":"S. AlAidroos, Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform, Paderborn University, 2023.","mla":"AlAidroos, Salem. <i>Design and Implementation of a RadioML Demonstrator Based on an RFSoC Platform</i>. Paderborn University, 2023."},"year":"2023","title":"Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform","supervisor":[{"last_name":"Jentzsch","orcid":"0000-0003-4987-5708","id":"55631","full_name":"Jentzsch, Felix","first_name":"Felix"},{"full_name":"Platzner, Marco","id":"398","last_name":"Platzner","first_name":"Marco"}],"date_created":"2024-05-13T13:59:16Z","author":[{"first_name":"Salem","last_name":"AlAidroos","full_name":"AlAidroos, Salem"}],"publisher":"Paderborn University","date_updated":"2024-05-15T13:31:46Z"},{"citation":{"apa":"Evers, G. (2023). <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University.","mla":"Evers, Gerrit. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023.","short":"G. Evers, Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation, Paderborn University, 2023.","bibtex":"@book{Evers_2023, title={Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation}, publisher={Paderborn University}, author={Evers, Gerrit}, year={2023} }","ama":"Evers G. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University; 2023.","chicago":"Evers, Gerrit. <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023.","ieee":"G. Evers, <i>Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation</i>. Paderborn University, 2023."},"year":"2023","title":"Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation","author":[{"last_name":"Evers","full_name":"Evers, Gerrit","first_name":"Gerrit"}],"supervisor":[{"first_name":"Lennart","orcid":"0000-0003-3789-6034","last_name":"Clausing","full_name":"Clausing, Lennart","id":"74287"},{"full_name":"Platzner, Marco","id":"398","last_name":"Platzner","first_name":"Marco"}],"date_created":"2024-05-13T13:59:09Z","date_updated":"2024-05-15T13:31:08Z","publisher":"Paderborn University","status":"public","type":"bachelorsthesis","language":[{"iso":"ger"}],"department":[{"_id":"78"}],"user_id":"398","_id":"54242"},{"citation":{"mla":"Raeisi Nafchi, Masood. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","bibtex":"@book{Raeisi Nafchi_2023, title={Reconfigurable Random Forest Implementation on FPGA}, publisher={Paderborn University}, author={Raeisi Nafchi, Masood}, year={2023} }","short":"M. Raeisi Nafchi, Reconfigurable Random Forest Implementation on FPGA, Paderborn University, 2023.","apa":"Raeisi Nafchi, M. (2023). <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University.","ieee":"M. Raeisi Nafchi, <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","chicago":"Raeisi Nafchi, Masood. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University, 2023.","ama":"Raeisi Nafchi M. <i>Reconfigurable Random Forest Implementation on FPGA</i>. Paderborn University; 2023."},"year":"2023","title":"Reconfigurable Random Forest Implementation on FPGA","date_created":"2023-07-18T08:55:14Z","author":[{"first_name":"Masood","full_name":"Raeisi Nafchi, Masood","last_name":"Raeisi Nafchi"}],"supervisor":[{"first_name":"Lennart","full_name":"Clausing, Lennart","id":"74287","last_name":"Clausing","orcid":"0000-0003-3789-6034"}],"date_updated":"2024-05-15T13:32:14Z","publisher":"Paderborn University","status":"public","type":"mastersthesis","language":[{"iso":"eng"}],"department":[{"_id":"78"}],"user_id":"398","_id":"46075"},{"status":"public","publication":"PCIM Europe 2023; IEEE International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management ","type":"conference","language":[{"iso":"eng"}],"_id":"54352","department":[{"_id":"52"}],"user_id":"71291","year":"2023","place":"Nuremberg","citation":{"apa":"Urbaneck, D., Böcker, J., &#38; Schafmeister, F. (2023). Advanced Synchronous Rectification for an IGBT-Based ZCS LLC Converter with High Output Currents for a 2 kW Automotive DC-DC Stage. <i>PCIM Europe 2023; IEEE International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management </i>.","short":"D. Urbaneck, J. Böcker, F. Schafmeister, in: PCIM Europe 2023; IEEE International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management , Nuremberg, 2023.","mla":"Urbaneck, Daniel, et al. “Advanced Synchronous Rectification for an IGBT-Based ZCS LLC Converter with High Output Currents for a 2 KW Automotive DC-DC Stage.” <i>PCIM Europe 2023; IEEE International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management </i>, 2023.","bibtex":"@inproceedings{Urbaneck_Böcker_Schafmeister_2023, place={Nuremberg}, title={Advanced Synchronous Rectification for an IGBT-Based ZCS LLC Converter with High Output Currents for a 2 kW Automotive DC-DC Stage}, booktitle={PCIM Europe 2023; IEEE International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management }, author={Urbaneck, Daniel and Böcker, Joachim and Schafmeister, Frank}, year={2023} }","ieee":"D. Urbaneck, J. Böcker, and F. Schafmeister, “Advanced Synchronous Rectification for an IGBT-Based ZCS LLC Converter with High Output Currents for a 2 kW Automotive DC-DC Stage,” Nuremberg, 2023.","chicago":"Urbaneck, Daniel, Joachim Böcker, and Frank Schafmeister. “Advanced Synchronous Rectification for an IGBT-Based ZCS LLC Converter with High Output Currents for a 2 KW Automotive DC-DC Stage.” In <i>PCIM Europe 2023; IEEE International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management </i>. Nuremberg, 2023.","ama":"Urbaneck D, Böcker J, Schafmeister F. Advanced Synchronous Rectification for an IGBT-Based ZCS LLC Converter with High Output Currents for a 2 kW Automotive DC-DC Stage. In: <i>PCIM Europe 2023; IEEE International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management </i>. ; 2023."},"publication_identifier":{"isbn":["978-3-8007-6091-6"]},"publication_status":"published","title":"Advanced Synchronous Rectification for an IGBT-Based ZCS LLC Converter with High Output Currents for a 2 kW Automotive DC-DC Stage","conference":{"location":"Nuremberg"},"date_updated":"2024-05-19T14:03:40Z","author":[{"last_name":"Urbaneck","full_name":"Urbaneck, Daniel","id":"60223","first_name":"Daniel"},{"first_name":"Joachim","full_name":"Böcker, Joachim","id":"66","orcid":"0000-0002-8480-7295","last_name":"Böcker"},{"id":"71291","full_name":"Schafmeister, Frank","last_name":"Schafmeister","first_name":"Frank"}],"date_created":"2024-05-19T13:38:09Z"},{"language":[{"iso":"eng"}],"main_file_link":[{"url":"https://mathscinet.ams.org/mathscinet/article?mr=4436125"}],"title":"von Plato, Jan, Chapters from Gödel’s Unfinished Books on Foundational Research, Springer: Cham 2022 (Vienna Circle Institute Library; 6)","date_created":"2023-12-23T12:08:34Z","author":[{"last_name":"Peckhaus","id":"391","full_name":"Peckhaus, Volker","first_name":"Volker"}],"user_id":"391","_id":"50068","publication_date":"2023-10-02","date_updated":"2024-05-19T14:52:53Z","status":"public","citation":{"apa":"Peckhaus, V. (2023). von Plato, Jan, Chapters from Gödel’s Unfinished Books on Foundational Research, Springer: Cham 2022 (Vienna Circle Institute Library; 6). In <i>Mathematical Reviews, MR4436125</i>.","mla":"Peckhaus, Volker. “Von Plato, Jan, Chapters from Gödel’s Unfinished Books on Foundational Research, Springer: Cham 2022 (Vienna Circle Institute Library; 6).” <i>Mathematical Reviews, MR4436125</i>, 2023.","short":"V. Peckhaus, Mathematical Reviews, MR4436125 (2023).","bibtex":"@article{Peckhaus_2023, title={von Plato, Jan, Chapters from Gödel’s Unfinished Books on Foundational Research, Springer: Cham 2022 (Vienna Circle Institute Library; 6)}, journal={Mathematical Reviews, MR4436125}, author={Peckhaus, Volker}, year={2023} }","ama":"Peckhaus V. von Plato, Jan, Chapters from Gödel’s Unfinished Books on Foundational Research, Springer: Cham 2022 (Vienna Circle Institute Library; 6). <i>Mathematical Reviews, MR4436125</i>. Published online 2023.","chicago":"Peckhaus, Volker. “Von Plato, Jan, Chapters from Gödel’s Unfinished Books on Foundational Research, Springer: Cham 2022 (Vienna Circle Institute Library; 6).” <i>Mathematical Reviews, MR4436125</i>, 2023.","ieee":"V. Peckhaus, “von Plato, Jan, Chapters from Gödel’s Unfinished Books on Foundational Research, Springer: Cham 2022 (Vienna Circle Institute Library; 6),” <i>Mathematical Reviews, MR4436125</i>. 2023."},"year":"2023","publication":"Mathematical Reviews, MR4436125","type":"review"},{"type":"bachelorsthesis","status":"public","_id":"54389","user_id":"38188","department":[{"_id":"150"}],"language":[{"iso":"eng"}],"year":"2023","citation":{"ieee":"L. M. Bürckner, <i>Entwicklung eines Verfahrens zur Probenentnahme aus einem Pulverkuchen im SLS-Prozess</i>. 2023.","chicago":"Bürckner, Lorena Marie. <i>Entwicklung Eines Verfahrens Zur Probenentnahme Aus Einem Pulverkuchen Im SLS-Prozess</i>, 2023.","ama":"Bürckner LM. <i>Entwicklung Eines Verfahrens Zur Probenentnahme Aus Einem Pulverkuchen Im SLS-Prozess</i>.; 2023.","apa":"Bürckner, L. M. (2023). <i>Entwicklung eines Verfahrens zur Probenentnahme aus einem Pulverkuchen im SLS-Prozess</i>.","bibtex":"@book{Bürckner_2023, title={Entwicklung eines Verfahrens zur Probenentnahme aus einem Pulverkuchen im SLS-Prozess}, author={Bürckner, Lorena Marie}, year={2023} }","mla":"Bürckner, Lorena Marie. <i>Entwicklung Eines Verfahrens Zur Probenentnahme Aus Einem Pulverkuchen Im SLS-Prozess</i>. 2023.","short":"L.M. Bürckner, Entwicklung Eines Verfahrens Zur Probenentnahme Aus Einem Pulverkuchen Im SLS-Prozess, 2023."},"date_updated":"2024-05-21T13:58:47Z","date_created":"2024-05-21T13:54:15Z","supervisor":[{"last_name":"Rüther","full_name":"Rüther, Moritz Johannes","id":"38188","first_name":"Moritz Johannes"},{"first_name":"Hans-Joachim","id":"464","full_name":"Schmid, Hans-Joachim","orcid":"000-0001-8590-1921","last_name":"Schmid"}],"author":[{"first_name":"Lorena Marie","last_name":"Bürckner","full_name":"Bürckner, Lorena Marie"}],"title":"Entwicklung eines Verfahrens zur Probenentnahme aus einem Pulverkuchen im SLS-Prozess"}]