8 Publications

Mark all

[8]
2025 | Journal Article | LibreCat-ID: 62064 | OA
M. Büttner, C. Alt, T. Kenter, H. Köstler, C. Plessl, and V. Aizinger, “Analyzing performance portability for a SYCL implementation of the 2D shallow water equations,” The Journal of Supercomputing, vol. 81, no. 6, Art. no. 772, 2025, doi: 10.1007/s11227-025-07063-7.
LibreCat | DOI | Download (ext.)
 
[7]
2025 | Conference Paper | LibreCat-ID: 62066 | OA
C. Alt, C. Plessl, and T. Kenter, “Evaluating oneAPI I/O Pipes in a Case Study of Scaling a SYCL Jacobi Solver to multiple FPGAs,” 2025, doi: 10.1145/3731125.3731131.
LibreCat | DOI | Download (ext.)
 
[6]
2025 | Conference Paper | LibreCat-ID: 62065
S. Sundriyal, M. Büttner, C. Alt, T. Kenter, and V. Aizinger, “Adaptive Spectral Block Floating Point for Discontinuous Galerkin Methods,” 2025, doi: 10.1109/hpec67600.2025.11196195.
LibreCat | DOI
 
[5]
2024 | Conference Paper | LibreCat-ID: 56605
J.-O. Opdenhövel, C. Alt, C. Plessl, and T. Kenter, “StencilStream: A SYCL-based Stencil Simulation Framework Targeting FPGAs,” 2024, doi: 10.1109/fpl64840.2024.00023.
LibreCat | DOI
 
[4]
2024 | Conference Paper | LibreCat-ID: 54312
M. Büttner, C. Alt, T. Kenter, H. Köstler, C. Plessl, and V. Aizinger, “Enabling Performance Portability for Shallow Water Equations on CPUs, GPUs, and FPGAs with SYCL,” 2024, doi: 10.1145/3659914.3659925.
LibreCat | DOI
 
[3]
2024 | Conference Paper | LibreCat-ID: 60359
J. Plewinski, C. Alt, H. Köstler, and U. Rüde, “Performance analysis of the free surface lattice Boltzmann implementation in waLBerla,” in PAMM, 2024, vol. 24, no. 3, doi: 10.1002/pamm.202400196.
LibreCat | DOI
 
[2]
2024 | Journal Article | LibreCat-ID: 60358
C. Alt et al., “A continuous benchmarking infrastructure for high-performance computing applications,” International Journal of Parallel, Emergent and Distributed Systems, vol. 39, no. 4, pp. 501–523, 2024, doi: 10.1080/17445760.2024.2360190.
LibreCat | DOI
 
[1]
2023 | Book Chapter | LibreCat-ID: 46191
C. Alt et al., “Shallow Water DG Simulations on FPGAs: Design and Comparison of a Novel Code Generation Pipeline,” in Lecture Notes in Computer Science, Cham: Springer Nature Switzerland, 2023.
LibreCat | DOI
 

Search

Filter Publications

Display / Sort

Citation Style: IEEE

Export / Embed

8 Publications

Mark all

[8]
2025 | Journal Article | LibreCat-ID: 62064 | OA
M. Büttner, C. Alt, T. Kenter, H. Köstler, C. Plessl, and V. Aizinger, “Analyzing performance portability for a SYCL implementation of the 2D shallow water equations,” The Journal of Supercomputing, vol. 81, no. 6, Art. no. 772, 2025, doi: 10.1007/s11227-025-07063-7.
LibreCat | DOI | Download (ext.)
 
[7]
2025 | Conference Paper | LibreCat-ID: 62066 | OA
C. Alt, C. Plessl, and T. Kenter, “Evaluating oneAPI I/O Pipes in a Case Study of Scaling a SYCL Jacobi Solver to multiple FPGAs,” 2025, doi: 10.1145/3731125.3731131.
LibreCat | DOI | Download (ext.)
 
[6]
2025 | Conference Paper | LibreCat-ID: 62065
S. Sundriyal, M. Büttner, C. Alt, T. Kenter, and V. Aizinger, “Adaptive Spectral Block Floating Point for Discontinuous Galerkin Methods,” 2025, doi: 10.1109/hpec67600.2025.11196195.
LibreCat | DOI
 
[5]
2024 | Conference Paper | LibreCat-ID: 56605
J.-O. Opdenhövel, C. Alt, C. Plessl, and T. Kenter, “StencilStream: A SYCL-based Stencil Simulation Framework Targeting FPGAs,” 2024, doi: 10.1109/fpl64840.2024.00023.
LibreCat | DOI
 
[4]
2024 | Conference Paper | LibreCat-ID: 54312
M. Büttner, C. Alt, T. Kenter, H. Köstler, C. Plessl, and V. Aizinger, “Enabling Performance Portability for Shallow Water Equations on CPUs, GPUs, and FPGAs with SYCL,” 2024, doi: 10.1145/3659914.3659925.
LibreCat | DOI
 
[3]
2024 | Conference Paper | LibreCat-ID: 60359
J. Plewinski, C. Alt, H. Köstler, and U. Rüde, “Performance analysis of the free surface lattice Boltzmann implementation in waLBerla,” in PAMM, 2024, vol. 24, no. 3, doi: 10.1002/pamm.202400196.
LibreCat | DOI
 
[2]
2024 | Journal Article | LibreCat-ID: 60358
C. Alt et al., “A continuous benchmarking infrastructure for high-performance computing applications,” International Journal of Parallel, Emergent and Distributed Systems, vol. 39, no. 4, pp. 501–523, 2024, doi: 10.1080/17445760.2024.2360190.
LibreCat | DOI
 
[1]
2023 | Book Chapter | LibreCat-ID: 46191
C. Alt et al., “Shallow Water DG Simulations on FPGAs: Design and Comparison of a Novel Code Generation Pipeline,” in Lecture Notes in Computer Science, Cham: Springer Nature Switzerland, 2023.
LibreCat | DOI
 

Search

Filter Publications

Display / Sort

Citation Style: IEEE

Export / Embed