<?xml version="1.0" encoding="UTF-8"?>

<modsCollection xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-3.xsd">
<mods version="3.3">

<genre>conference paper</genre>

<titleInfo><title>FPGA Redundancy Configurations: An Automated Design Space Exploration</title></titleInfo>





<name type="personal">
  <namePart type="given">Jahanzeb</namePart>
  <namePart type="family">Anwer</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>
<name type="personal">
  <namePart type="given">Marco</namePart>
  <namePart type="family">Platzner</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">398</identifier></name>
<name type="personal">
  <namePart type="given">Sebastian</namePart>
  <namePart type="family">Meisner</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>







<name type="corporate">
  <namePart></namePart>
  <identifier type="local">78</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>









<originInfo><dateIssued encoding="w3cdtf">2014</dateIssued>
</originInfo>
<language><languageTerm authority="iso639-2b" type="code">eng</languageTerm>
</language>



<relatedItem type="host"><titleInfo><title>Reconfigurable Architectures Workshop (RAW)</title></titleInfo><identifier type="doi">10.1109/IPDPSW.2014.37</identifier>
<part>
</part>
</relatedItem>


<extension>
<bibliographicCitation>
<chicago>Anwer, Jahanzeb, Marco Platzner, and Sebastian Meisner. “FPGA Redundancy Configurations: An Automated Design Space Exploration.” In &lt;i&gt;Reconfigurable Architectures Workshop (RAW)&lt;/i&gt;. RAW, 2014. &lt;a href=&quot;https://doi.org/10.1109/IPDPSW.2014.37&quot;&gt;https://doi.org/10.1109/IPDPSW.2014.37&lt;/a&gt;.</chicago>
<ieee>J. Anwer, M. Platzner, and S. Meisner, “FPGA Redundancy Configurations: An Automated Design Space Exploration,” in &lt;i&gt;Reconfigurable Architectures Workshop (RAW)&lt;/i&gt;, 2014.</ieee>
<ama>Anwer J, Platzner M, Meisner S. FPGA Redundancy Configurations: An Automated Design Space Exploration. In: &lt;i&gt;Reconfigurable Architectures Workshop (RAW)&lt;/i&gt;. RAW. ; 2014. doi:&lt;a href=&quot;https://doi.org/10.1109/IPDPSW.2014.37&quot;&gt;10.1109/IPDPSW.2014.37&lt;/a&gt;</ama>
<apa>Anwer, J., Platzner, M., &amp;#38; Meisner, S. (2014). FPGA Redundancy Configurations: An Automated Design Space Exploration. In &lt;i&gt;Reconfigurable Architectures Workshop (RAW)&lt;/i&gt;. &lt;a href=&quot;https://doi.org/10.1109/IPDPSW.2014.37&quot;&gt;https://doi.org/10.1109/IPDPSW.2014.37&lt;/a&gt;</apa>
<short>J. Anwer, M. Platzner, S. Meisner, in: Reconfigurable Architectures Workshop (RAW), 2014.</short>
<bibtex>@inproceedings{Anwer_Platzner_Meisner_2014, series={RAW}, title={FPGA Redundancy Configurations: An Automated Design Space Exploration}, DOI={&lt;a href=&quot;https://doi.org/10.1109/IPDPSW.2014.37&quot;&gt;10.1109/IPDPSW.2014.37&lt;/a&gt;}, booktitle={Reconfigurable Architectures Workshop (RAW)}, author={Anwer, Jahanzeb and Platzner, Marco and Meisner, Sebastian}, year={2014}, collection={RAW} }</bibtex>
<mla>Anwer, Jahanzeb, et al. “FPGA Redundancy Configurations: An Automated Design Space Exploration.” &lt;i&gt;Reconfigurable Architectures Workshop (RAW)&lt;/i&gt;, 2014, doi:&lt;a href=&quot;https://doi.org/10.1109/IPDPSW.2014.37&quot;&gt;10.1109/IPDPSW.2014.37&lt;/a&gt;.</mla>
</bibliographicCitation>
</extension>
<recordInfo><recordIdentifier>10621</recordIdentifier><recordCreationDate encoding="w3cdtf">2019-07-10T09:32:58Z</recordCreationDate><recordChangeDate encoding="w3cdtf">2022-01-06T06:50:48Z</recordChangeDate>
</recordInfo>
</mods>
</modsCollection>
