<?xml version="1.0" encoding="UTF-8"?>

<modsCollection xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-3.xsd">
<mods version="3.3">

<genre>conference paper</genre>

<titleInfo><title>A Distributed Computer Architecture for Qualitative Simulation based on a Multi-DSP and FPGAs</title></titleInfo>





<name type="personal">
  <namePart type="given">Marco</namePart>
  <namePart type="family">Platzner</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">398</identifier></name>
<name type="personal">
  <namePart type="given">Bernhard</namePart>
  <namePart type="family">Rinner</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>
<name type="personal">
  <namePart type="given">Reinhold </namePart>
  <namePart type="family">Weiss</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>







<name type="corporate">
  <namePart></namePart>
  <identifier type="local">78</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>









<originInfo><publisher>IEEE CS Press</publisher><dateIssued encoding="w3cdtf">1995</dateIssued>
</originInfo>
<language><languageTerm authority="iso639-2b" type="code">eng</languageTerm>
</language>



<relatedItem type="host"><titleInfo><title>Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing </title></titleInfo>
<part><extent unit="pages">311-318</extent>
</part>
</relatedItem>

<note type="extern">yes</note>
<extension>
<bibliographicCitation>
<apa>Platzner, M., Rinner, B., &amp;#38; Weiss, R. (1995). A Distributed Computer Architecture for Qualitative Simulation based on a Multi-DSP and FPGAs. In &lt;i&gt;Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing &lt;/i&gt; (pp. 311–318). IEEE CS Press.</apa>
<ama>Platzner M, Rinner B, Weiss R. A Distributed Computer Architecture for Qualitative Simulation based on a Multi-DSP and FPGAs. In: &lt;i&gt;Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing &lt;/i&gt;. IEEE CS Press; 1995:311-318.</ama>
<ieee>M. Platzner, B. Rinner, and R. Weiss, “A Distributed Computer Architecture for Qualitative Simulation based on a Multi-DSP and FPGAs,” in &lt;i&gt;Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing &lt;/i&gt;, 1995, pp. 311–318.</ieee>
<chicago>Platzner, Marco, Bernhard Rinner, and Reinhold  Weiss. “A Distributed Computer Architecture for Qualitative Simulation Based on a Multi-DSP and FPGAs.” In &lt;i&gt;Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing &lt;/i&gt;, 311–18. IEEE CS Press, 1995.</chicago>
<bibtex>@inproceedings{Platzner_Rinner_Weiss_1995, title={A Distributed Computer Architecture for Qualitative Simulation based on a Multi-DSP and FPGAs}, booktitle={Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing }, publisher={IEEE CS Press}, author={Platzner, Marco and Rinner, Bernhard and Weiss, Reinhold }, year={1995}, pages={311–318} }</bibtex>
<mla>Platzner, Marco, et al. “A Distributed Computer Architecture for Qualitative Simulation Based on a Multi-DSP and FPGAs.” &lt;i&gt;Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing &lt;/i&gt;, IEEE CS Press, 1995, pp. 311–18.</mla>
<short>M. Platzner, B. Rinner, R. Weiss, in: Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing , IEEE CS Press, 1995, pp. 311–318.</short>
</bibliographicCitation>
</extension>
<recordInfo><recordIdentifier>13469</recordIdentifier><recordCreationDate encoding="w3cdtf">2019-09-30T10:56:45Z</recordCreationDate><recordChangeDate encoding="w3cdtf">2022-01-06T06:51:36Z</recordChangeDate>
</recordInfo>
</mods>
</modsCollection>
