<?xml version="1.0" encoding="UTF-8"?>
<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
         xmlns:dc="http://purl.org/dc/terms/"
         xmlns:foaf="http://xmlns.com/foaf/0.1/"
         xmlns:bibo="http://purl.org/ontology/bibo/"
         xmlns:fabio="http://purl.org/spar/fabio/"
         xmlns:owl="http://www.w3.org/2002/07/owl#"
         xmlns:event="http://purl.org/NET/c4dm/event.owl#"
         xmlns:ore="http://www.openarchives.org/ore/terms/">

    <rdf:Description rdf:about="https://ris.uni-paderborn.de/record/2106">
        <ore:isDescribedBy rdf:resource="https://ris.uni-paderborn.de/record/2106"/>
        <dc:title>Convey Vector Personalities – FPGA Acceleration with an OpenMP-like Effort?</dc:title>
        <bibo:authorList rdf:parseType="Collection">
            <foaf:Person>
                <foaf:name></foaf:name>
                <foaf:surname></foaf:surname>
                <foaf:givenname></foaf:givenname>
            </foaf:Person>
            <foaf:Person>
                <foaf:name></foaf:name>
                <foaf:surname></foaf:surname>
                <foaf:givenname></foaf:givenname>
            </foaf:Person>
            <foaf:Person>
                <foaf:name></foaf:name>
                <foaf:surname></foaf:surname>
                <foaf:givenname></foaf:givenname>
            </foaf:Person>
            <foaf:Person>
                <foaf:name></foaf:name>
                <foaf:surname></foaf:surname>
                <foaf:givenname></foaf:givenname>
            </foaf:Person>
        </bibo:authorList>
        <bibo:abstract>Although the benefits of FPGAs for accelerating scientific codes are widely acknowledged, the use of FPGA accelerators in scientific computing is not widespread because reaping these benefits requires knowledge of hardware design methods and tools that is typically not available with domain scientists. A promising but hardly investigated approach is to develop tool flows that keep the common languages for scientific code (C,C++, and Fortran) and allow the developer to augment the source code with OpenMPlike directives for instructing the compiler which parts of the application shall be offloaded the FPGA accelerator.
In this work we study whether the promise of effective FPGA acceleration with an OpenMP-like programming effort
can actually be held. Our target system is the Convey HC-1 reconfigurable computer for which an OpenMP-like
programming environment exists. As case study we use an application from computational nanophotonics. Our results
show that a developer without previous FPGA experience could create an FPGA-accelerated application that is competitive to an optimized OpenMP-parallelized CPU version running on a two socket quad-core server. Finally, we discuss our experiences with this tool flow and the Convey HC-1 from a productivity and economic point of view.</bibo:abstract>
        <bibo:startPage>189-196</bibo:startPage>
        <bibo:endPage>189-196</bibo:endPage>
        <dc:publisher>IEEE</dc:publisher>
        <dc:format>application/pdf</dc:format>
        <ore:aggregates rdf:resource="https://ris.uni-paderborn.de/download/2106/7638/2012-11%20Meyer%2CSchumacher%2CPlessl%2CF%C3%B6rstner_Convey%20vector%20personalities-FPGA%20acceleratin%20with%20an%20openmp-like%20programming%20effort.pdf"/>
        <bibo:doi rdf:resource="10.1109/FPL.2012.6339370" />
        <ore:similarTo rdf:resource="info:doi/10.1109/FPL.2012.6339370"/>
    </rdf:Description>
</rdf:RDF>
