{"_id":"21208","title":"Transparent Control Flow Transfer between CPU and Accelerators for HPC","keyword":["pc2-harp-ressources"],"publication_identifier":{"issn":["2079-9292"]},"user_id":"61189","citation":{"chicago":"Granhão, Daniel, and João Canas Canas Ferreira. “Transparent Control Flow Transfer between CPU and Accelerators for HPC.” <i>Electronics</i>, 2021. <a href=\"https://doi.org/10.3390/electronics10040406\">https://doi.org/10.3390/electronics10040406</a>.","short":"D. Granhão, J.C. Canas Ferreira, Electronics (2021).","bibtex":"@article{Granhão_Canas Ferreira_2021, title={Transparent Control Flow Transfer between CPU and Accelerators for HPC}, DOI={<a href=\"https://doi.org/10.3390/electronics10040406\">10.3390/electronics10040406</a>}, number={406}, journal={Electronics}, author={Granhão, Daniel and Canas Ferreira, João Canas}, year={2021} }","apa":"Granhão, D., &#38; Canas Ferreira, J. C. (2021). Transparent Control Flow Transfer between CPU and Accelerators for HPC. <i>Electronics</i>. <a href=\"https://doi.org/10.3390/electronics10040406\">https://doi.org/10.3390/electronics10040406</a>","ieee":"D. Granhão and J. C. Canas Ferreira, “Transparent Control Flow Transfer between CPU and Accelerators for HPC,” <i>Electronics</i>, 2021.","mla":"Granhão, Daniel, and João Canas Canas Ferreira. “Transparent Control Flow Transfer between CPU and Accelerators for HPC.” <i>Electronics</i>, 406, 2021, doi:<a href=\"https://doi.org/10.3390/electronics10040406\">10.3390/electronics10040406</a>.","ama":"Granhão D, Canas Ferreira JC. Transparent Control Flow Transfer between CPU and Accelerators for HPC. <i>Electronics</i>. 2021. doi:<a href=\"https://doi.org/10.3390/electronics10040406\">10.3390/electronics10040406</a>"},"date_created":"2021-02-12T07:22:03Z","status":"public","year":"2021","author":[{"first_name":"Daniel","last_name":"Granhão","full_name":"Granhão, Daniel"},{"last_name":"Canas Ferreira","full_name":"Canas Ferreira, João Canas","first_name":"João Canas"}],"abstract":[{"lang":"eng","text":"<jats:p>Heterogeneous platforms with FPGAs have started to be employed in the High-Performance Computing (HPC) field to improve performance and overall efficiency. These platforms allow the use of specialized hardware to accelerate software applications, but require the software to be adapted in what can be a prolonged and complex process. The main goal of this work is to describe and evaluate mechanisms that can transparently transfer the control flow between CPU and FPGA within the scope of HPC. Combining such a mechanism with transparent software profiling and accelerator configuration could lead to an automatic way of accelerating regular applications. In this work, a mechanism based on the ptrace system call is proposed, and its performance on the Intel Xeon+FPGA platform is evaluated. The feasibility of the proposed approach is demonstrated by a working prototype that performs the transparent control flow transfer of any function call to a matching hardware accelerator. This approach is more general than shared library interposition at the cost of a small time overhead in each accelerator use (about 1.3ms in the prototype implementation).</jats:p>"}],"doi":"10.3390/electronics10040406","article_number":"406","date_updated":"2022-01-06T06:54:49Z","type":"journal_article","publication":"Electronics","language":[{"iso":"eng"}],"publication_status":"published"}