{"abstract":[{"text":"The terahertz frequency range provides abundant bandwidth (25GHz ~ 50 GHz) to achieve ultra-high-speed wireless communication and enables data rates up to and above 100 Gbps. We choose Parallel Sequence Spread Spectrum (PSSS) as an analog friendly modulation and coding scheme that allows for an efficient mixed-signal implementation of a 100 Gbps wireless communication system. In our system design, we require a DAC (Digital to Analog converters) running at 1.67 G symbols/sec. The optimization of the bit resolution of this DAC will considerably reduce the hardware implementation efforts. In this work, we presented the analytical model for PSSS modulation and deduced a mathematical formula to calculate the number of discrete level amplitudes along with their probability distribution appearing at the output of the PSSS modulated signal. The analytical analysis assists in predicting the number of the quantization level of the DAC needed at the PSSS transmitter. The theoretical analysis shows that there are in total 225 discrete levels at the output of the PSSS encoder which leads to an 8-bit resolution of DAC. In this paper, we analyzed the variation of BER (Bit Error Rate) to the clipping of low probability amplitude levels and found that there is an only slight increase of the BER when we clip off the low probability amplitude levels. Thus, there is a tradeoff involved in a minor growth of BER concerning the reduction of the DAC bit resolution. Finally, we can reduce the DAC bit resolution from 8 bits to 7 bits and thus simplify the hardware implementation efforts of DAC operating at 1.67 Gbps.","lang":"eng"}],"language":[{"iso":"eng"}],"citation":{"bibtex":"@inproceedings{Karthik_Wimmer_Javed_Wolf_Scheytt_Kraemer_2018, place={Portugal/Lisbon}, title={Analysis of PSSS modulation for optimization of DAC bit resolution for 100 Gbps systems}, DOI={<a href=\"https://doi.org/10.1109/ISWCS.2018.8491216\">10.1109/ISWCS.2018.8491216</a>}, booktitle={15th International Symposium on Wireless Communication Systems (ISWCS) }, publisher={IEEE}, author={Karthik, KrishneGowda and Wimmer, Lara and Javed, Abdul Rehman and Wolf, Andreas and Scheytt, Christoph and Kraemer, Rolf}, year={2018} }","short":"K. Karthik, L. Wimmer, A.R. Javed, A. Wolf, C. Scheytt, R. Kraemer, in: 15th International Symposium on Wireless Communication Systems (ISWCS) , IEEE, Portugal/Lisbon, 2018.","ieee":"K. Karthik, L. Wimmer, A. R. Javed, A. Wolf, C. Scheytt, and R. Kraemer, “Analysis of PSSS modulation for optimization of DAC bit resolution for 100 Gbps systems,” Lisbon, Portugal , 2018, doi: <a href=\"https://doi.org/10.1109/ISWCS.2018.8491216\">10.1109/ISWCS.2018.8491216</a>.","chicago":"Karthik, KrishneGowda, Lara Wimmer, Abdul Rehman Javed, Andreas Wolf, Christoph Scheytt, and Rolf Kraemer. “Analysis of PSSS Modulation for Optimization of DAC Bit Resolution for 100 Gbps Systems.” In <i>15th International Symposium on Wireless Communication Systems (ISWCS) </i>. Portugal/Lisbon: IEEE, 2018. <a href=\"https://doi.org/10.1109/ISWCS.2018.8491216\">https://doi.org/10.1109/ISWCS.2018.8491216</a>.","mla":"Karthik, KrishneGowda, et al. “Analysis of PSSS Modulation for Optimization of DAC Bit Resolution for 100 Gbps Systems.” <i>15th International Symposium on Wireless Communication Systems (ISWCS) </i>, IEEE, 2018, doi:<a href=\"https://doi.org/10.1109/ISWCS.2018.8491216\">10.1109/ISWCS.2018.8491216</a>.","apa":"Karthik, K., Wimmer, L., Javed, A. R., Wolf, A., Scheytt, C., &#38; Kraemer, R. (2018). Analysis of PSSS modulation for optimization of DAC bit resolution for 100 Gbps systems. <i>15th International Symposium on Wireless Communication Systems (ISWCS) </i>. <a href=\"https://doi.org/10.1109/ISWCS.2018.8491216\">https://doi.org/10.1109/ISWCS.2018.8491216</a>","ama":"Karthik K, Wimmer L, Javed AR, Wolf A, Scheytt C, Kraemer R. Analysis of PSSS modulation for optimization of DAC bit resolution for 100 Gbps systems. In: <i>15th International Symposium on Wireless Communication Systems (ISWCS) </i>. IEEE; 2018. doi:<a href=\"https://doi.org/10.1109/ISWCS.2018.8491216\">10.1109/ISWCS.2018.8491216</a>"},"place":"Portugal/Lisbon","year":"2018","_id":"24192","publisher":"IEEE","publication":"15th International Symposium on Wireless Communication Systems (ISWCS) ","date_created":"2021-09-13T07:37:58Z","conference":{"start_date":"2018.08.28","location":"Lisbon, Portugal ","end_date":"2018.08.31"},"author":[{"last_name":"Karthik","first_name":"KrishneGowda","full_name":"Karthik, KrishneGowda"},{"first_name":"Lara","last_name":"Wimmer","full_name":"Wimmer, Lara"},{"first_name":"Abdul Rehman","last_name":"Javed","full_name":"Javed, Abdul Rehman"},{"full_name":"Wolf, Andreas","first_name":"Andreas","last_name":"Wolf"},{"full_name":"Scheytt, Christoph","last_name":"Scheytt","first_name":"Christoph","id":"37144"},{"full_name":"Kraemer, Rolf","first_name":"Rolf","last_name":"Kraemer"}],"status":"public","type":"conference","user_id":"15931","title":"Analysis of PSSS modulation for optimization of DAC bit resolution for 100 Gbps systems","date_updated":"2022-01-06T06:56:09Z","related_material":{"link":[{"url":"https://ieeexplore.ieee.org/document/8491216","relation":"confirmation"}]},"department":[{"_id":"58"}],"doi":"10.1109/ISWCS.2018.8491216"}