<?xml version="1.0" encoding="UTF-8"?>
<OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/"
         xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
         xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd">
<ListRecords>
<oai_dc:dc xmlns="http://www.openarchives.org/OAI/2.0/oai_dc/"
           xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/"
           xmlns:dc="http://purl.org/dc/elements/1.1/"
           xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
           xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
   	<dc:title>Instance-Specific Accelerators for Minimum Covering</dc:title>
   	<dc:creator>Plessl, Christian</dc:creator>
   	<dc:creator>Platzner, Marco</dc:creator>
   	<dc:subject>reconfigurable computing</dc:subject>
   	<dc:subject>instance-specific acceleration</dc:subject>
   	<dc:subject>minimum covering</dc:subject>
   	<dc:description> This paper presents the acceleration of minimum-cost covering problems by instance-specific hardware. First, we formulate the minimum-cost covering problem and discuss a branch \&amp; bound algorithm to solve it. Then we describe instance-specific hardware architectures that implement branch \&amp; bound in 3-valued logic and use reduction techniques similar to those found in software solvers. We further present prototypical accelerator implementations and a corresponding design tool flow. Our experiments reveal significant raw speedups up to five orders of magnitude for a set of smaller unate covering problems. Provided that hardware compilation times can be reduced, we conclude that instance-specific acceleration of hard minimum-cost covering problems will lead to substantial overall speedups. </dc:description>
   	<dc:publisher>Kluwer Academic Publishers</dc:publisher>
   	<dc:date>2003</dc:date>
   	<dc:type>info:eu-repo/semantics/article</dc:type>
   	<dc:type>doc-type:article</dc:type>
   	<dc:type>text</dc:type>
   	<dc:type>http://purl.org/coar/resource_type/c_6501</dc:type>
   	<dc:identifier>https://ris.uni-paderborn.de/record/2420</dc:identifier>
   	<dc:source>Plessl C, Platzner M. Instance-Specific Accelerators for Minimum Covering. &lt;i&gt;Journal of Supercomputing&lt;/i&gt;. 2003;26(2):109-129. doi:&lt;a href=&quot;https://doi.org/10.1023/a:1024443416592&quot;&gt;10.1023/a:1024443416592&lt;/a&gt;</dc:source>
   	<dc:language>eng</dc:language>
   	<dc:relation>info:eu-repo/semantics/altIdentifier/doi/10.1023/a:1024443416592</dc:relation>
   	<dc:relation>info:eu-repo/semantics/altIdentifier/issn/0920-8542</dc:relation>
   	<dc:rights>info:eu-repo/semantics/closedAccess</dc:rights>
</oai_dc:dc>
</ListRecords>
</OAI-PMH>
