{"date_created":"2017-10-17T12:42:09Z","file_date_updated":"2018-03-20T06:57:44Z","abstract":[{"lang":"eng","text":"Ensuring memory access security is a challenge for reconfigurable systems with multiple cores. Previous work introduced access monitors attached to the memory subsystem to ensure that the cores adhere to pre-defined protocols when accessing memory. In this paper, we combine access monitors with a formal runtime verification technique known as proof-carrying hardware to guarantee memory security. We extend previous work on proof-carrying hardware by covering sequential circuits and demonstrate our approach with a prototype leveraging ReconOS/Zynq with an embedded ZUMA virtual FPGA overlay. Experiments show the feasibility of the approach and the capabilities of the prototype, which constitutes the first realization of proof-carrying hardware on real FPGAs. The area overheads for the virtual FPGA are measured as 2x-10x, depending on the resource type. The delay overhead is substantial with almost 100x, but this is an extremely pessimistic estimate that will be lowered once accurate timing analysis for FPGA overlays become available. Finally, reconfiguration time for the virtual FPGA is about one order of magnitude lower than for the native Zynq fabric."}],"project":[{"name":"SFB 901","_id":"1"},{"name":"SFB 901 - Subprojekt B4","_id":"12"},{"name":"SFB 901 - Project Area B","_id":"3"}],"has_accepted_license":"1","file":[{"file_name":"399-wiersema14_fpt_IEEE_approved.pdf","file_id":"1380","success":1,"creator":"florida","file_size":404328,"date_created":"2018-03-20T06:57:44Z","date_updated":"2018-03-20T06:57:44Z","relation":"main_file","content_type":"application/pdf","access_level":"closed"}],"page":"167-174","doi":"10.1109/FPT.2014.7082771","ddc":["040"],"user_id":"477","citation":{"bibtex":"@inproceedings{Wiersema_Drzevitzky_Platzner_2014, title={Memory Security in Reconfigurable Computers: Combining Formal Verification with Monitoring}, DOI={<a href=\"https://doi.org/10.1109/FPT.2014.7082771\">10.1109/FPT.2014.7082771</a>}, booktitle={Proceedings of the International Conference on Field-Programmable Technology (FPT)}, author={Wiersema, Tobias and Drzevitzky, Stephanie and Platzner, Marco}, year={2014}, pages={167–174} }","mla":"Wiersema, Tobias, et al. “Memory Security in Reconfigurable Computers: Combining Formal Verification with Monitoring.” <i>Proceedings of the International Conference on Field-Programmable Technology (FPT)</i>, 2014, pp. 167–74, doi:<a href=\"https://doi.org/10.1109/FPT.2014.7082771\">10.1109/FPT.2014.7082771</a>.","ama":"Wiersema T, Drzevitzky S, Platzner M. Memory Security in Reconfigurable Computers: Combining Formal Verification with Monitoring. In: <i>Proceedings of the International Conference on Field-Programmable Technology (FPT)</i>. ; 2014:167-174. doi:<a href=\"https://doi.org/10.1109/FPT.2014.7082771\">10.1109/FPT.2014.7082771</a>","ieee":"T. Wiersema, S. Drzevitzky, and M. Platzner, “Memory Security in Reconfigurable Computers: Combining Formal Verification with Monitoring,” in <i>Proceedings of the International Conference on Field-Programmable Technology (FPT)</i>, 2014, pp. 167–174.","short":"T. Wiersema, S. Drzevitzky, M. Platzner, in: Proceedings of the International Conference on Field-Programmable Technology (FPT), 2014, pp. 167–174.","apa":"Wiersema, T., Drzevitzky, S., &#38; Platzner, M. (2014). Memory Security in Reconfigurable Computers: Combining Formal Verification with Monitoring. In <i>Proceedings of the International Conference on Field-Programmable Technology (FPT)</i> (pp. 167–174). <a href=\"https://doi.org/10.1109/FPT.2014.7082771\">https://doi.org/10.1109/FPT.2014.7082771</a>","chicago":"Wiersema, Tobias, Stephanie Drzevitzky, and Marco Platzner. “Memory Security in Reconfigurable Computers: Combining Formal Verification with Monitoring.” In <i>Proceedings of the International Conference on Field-Programmable Technology (FPT)</i>, 167–74, 2014. <a href=\"https://doi.org/10.1109/FPT.2014.7082771\">https://doi.org/10.1109/FPT.2014.7082771</a>."},"title":"Memory Security in Reconfigurable Computers: Combining Formal Verification with Monitoring","_id":"399","department":[{"_id":"78"}],"author":[{"first_name":"Tobias","last_name":"Wiersema","id":"3118","full_name":"Wiersema, Tobias"},{"full_name":"Drzevitzky, Stephanie","last_name":"Drzevitzky","first_name":"Stephanie"},{"first_name":"Marco","id":"398","last_name":"Platzner","full_name":"Platzner, Marco"}],"year":"2014","status":"public","date_updated":"2022-01-06T07:00:05Z","type":"conference","publication":"Proceedings of the International Conference on Field-Programmable Technology (FPT)","language":[{"iso":"eng"}]}