Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).
We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.
264 Publications
2014 | Conference Paper | LibreCat-ID: 25163
Kuznik C, Defo BG, Müller W. Semi-automatische Generierung von Überdeckungsmetriken mittels methodischer Verikationsplan Verarbeitung. In: 17. Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2014) . ; 2014.
LibreCat
2014 | Journal Article | LibreCat-ID: 25151
Kuznik C, Defo BG, Müller W. An Assisted Single Source Verification Metric Model Code Generation Methodology. Electronic System Level Synthesis Conference (ESLSyn). Published online 2014.
LibreCat
2014 | Conference Paper | LibreCat-ID: 34585
Koppelmann B, Messidat B, Becker M, Müller W, Scheytt JC. Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU. In: Proceedings of the Design and Verification Conference Europe (DVCON Europe). ; 2014.
LibreCat
2014 | Journal Article | LibreCat-ID: 25164
Becker M, Müller W, Stroop J, Kiffmeier U. HeroeS - A Framework for Heterogeneous Software-Intensive System Design with SystemC. Design, Automation and Test in Europe DATE, University Booth, Dresden. Published online 2014.
LibreCat
2013 | Conference Paper | LibreCat-ID: 25270
Joy M tech. MM, Müller W, Rammig F-J. Early Phase Memory Leak Detection in Embedded Software Designs with Virtual Memory Management Model. In: Proceedings of AVICPS 2013, Dez. 2013 IEEE Computer Society,. Linköping University Electronic Press; 2013.
LibreCat
2013 | Conference Paper | LibreCat-ID: 25271
He D, Müller W. AN ENERGY-EFFICIENT HEURISTIC FOR HARD REAL- TIME SYSTEM ON MULTI-CORE PROCESSORS. In: Proceedings of International Conference on Applied Computing (AC). ; 2013.
LibreCat
2013 | Conference Paper | LibreCat-ID: 25284
Mischkalla F, Müller W. Efficient Power Intent Validation Using Loosely-Timed Simulation Models. In: 23rd International Workshop on Power And Timing Modeling, Optimization and Simulation, Sep. 2013. ; 2013.
LibreCat
2013 | Conference Paper | LibreCat-ID: 25291
Becker M, Kiffmeier U, Müller W. HeroeS: Virtual Platform Driven Integration of Heterogeneous Software Components for Multi-Core Real-Time Architectures. In: 16th IEEE Computer Society Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing. ; 2013.
LibreCat
2013 | Conference Paper | LibreCat-ID: 25606
Kuznik C, F. S. Oliveira M, Müller W. SystemC Verification Components - An enhanced OVM/UVM for SystemC. In: EdaWorkshop 13. ; 2013.
LibreCat
2013 | Conference Paper | LibreCat-ID: 25612
Mischkalla F, Müller W. Funktionale Verifikation von Low-Power Designs unter Verwendung Virtueller Prototypen. In: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV). ; 2013.
LibreCat
2013 | Conference Paper | LibreCat-ID: 25614
Kuznik C, F. S. Oliveira M, Müller W. SC OVM: An Advanced SystemC Library for OVM-based Verification. In: Open SANITAS SystemC Verification Workshop. ; 2013.
LibreCat
2013 | Newspaper Article | LibreCat-ID: 25615
Engels G, Gerth C, Kleinjohann L, Kleinjohann B, Müller W. Informationstechnik spart Ressourcen. ForschungsForum Paderborn . 2013.
LibreCat
2013 | Conference Paper | LibreCat-ID: 25620
Kuznik C, Oliveira MF, Defo B, Müller W. Systematic Application of UCIS to Improve the Automation on Verification Closure. In: Proceedings of DVCON. ; 2013.
LibreCat
2013 | Conference Paper | LibreCat-ID: 25632
Klobedanz K, Jatzkowski J, Rettberg A, Müller W. Fault-Tolerant Deployment of Real-Time Software in AUTOSAR ECU Networks. In: International Embedded Systems Symposium (IESS) 2013. Springer; 2013.
LibreCat
2013 | Journal Article | LibreCat-ID: 25740
He D, Müller W. A heuristic energy-aware approach for hard real-time systems on multi-core platforms. Microprocessors and Microsystems - Embedded Hardware Design 37(6-7). Published online 2013:845-857.
LibreCat
2013 | Book Chapter | LibreCat-ID: 25743
Anacker H, Dellnitz M, Flaßkamp K, et al. Methods for the Design and Development. In: Design Methodology for Intelligent Technical Systems Systems – Develop Intelligent Technical Systems of the Future. Springer-Verlag; 2013:187-356.
LibreCat
2013 | Conference Paper | LibreCat-ID: 36919
Mischkalla F, Müller W. Efficient Power-Intent Validation Using “Loosely-Timed” Simulation Models: A Non-Invasive Approach. In: IEEE; 2013. doi:10.1109/PATMOS.2013.6662171
LibreCat
| DOI
2013 | Conference Paper | LibreCat-ID: 36920
He D, Müller W. An Energy-Efficient Heuristic for Hard Real-Time System on Multi-Core Processors. In: Weghorn H, ed. Proceedings of the International Conference on Applied Computing (AC). ; 2013.
LibreCat
2012 | Conference Paper | LibreCat-ID: 25744
Joy M tech. MM, Becker M, Mathews E, Müller W. Automated Source Code Annotation for Timing Analysis of Embedded Software. In: In Proceedings of Advanced Computing and Communications Conference 2012 (ADCOM 2012). IEEE; 2012.
LibreCat
2012 | Conference Paper | LibreCat-ID: 25758
Becker M, Baldin D, Kuznik C, Joy M tech. MM, Xie T, Müller W. XEMU: An Efficient QEMU Based Binary Mutation Testing Framework for Embedded Software. In: EMSOFT’12: Teenth ACM International Conference on Embedded Software 2012 Proceedings . ; 2012.
LibreCat