Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).

We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.

136 Publications


2019 | Misc | LibreCat-ID: 8112
Maaz, M. U., Sprenger, A., & Hellebrand, S. (2019). A Hybrid Space Compactor for Varying X-Rates. Prien am Chiemsee: 31. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’19).
LibreCat
 

2019 | Journal Article | LibreCat-ID: 8667
Sprenger, A., & Hellebrand, S. (2019). Divide and Compact - Stochastic Space Compaction for Faster-than-At-Speed Test. Journal of Circuits, Systems and Computers. https://doi.org/10.1142/s0218126619400012
LibreCat | DOI
 

2019 | Conference Paper | LibreCat-ID: 12918
Maaz, M. U., Sprenger, A., & Hellebrand, S. (n.d.). A Hybrid Space Compactor for Adaptive X-Handling. In 50th IEEE International Test Conference. Washington D.C.: IEEE.
LibreCat
 

2019 | Journal Article | LibreCat-ID: 13048
Kampmann, M., A. Kochte, M., Liu, C., Schneider, E., Hellebrand, S., & Wunderlich, H.-J. (2019). Built-in Test for Hidden Delay Faults. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 38(10), 1956–1968.
LibreCat
 

2018 | Misc | LibreCat-ID: 4576
Sprenger, A., & Hellebrand, S. (2018). Stochastische Kompaktierung für den Hochgeschwindigkeitstest. 30. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’18), Freiburg, Germany.
LibreCat
 

2018 | Journal Article | LibreCat-ID: 13057
Kampmann, M., & Hellebrand, S. (2018). Design For Small Delay Test - A Simulation Study. Microelectronics Reliability, 80, 124–133.
LibreCat
 

2018 | Misc | LibreCat-ID: 13072
Kampmann, M., & Hellebrand, S. (2018). Optimized Constraints for Scan-Chain Insertion for Faster-than-at-Speed Test. 19th Workshop on RTL and High Level Testing (WRTLT’18), Hefei, Anhui, China.
LibreCat
 

2018 | Journal Article | LibreCat-ID: 12974
Hellebrand, S., Henkel, J., Raghunathan, A., & Wunderlich, H.-J. (2018). Guest Editors’ Introduction - Special Issue on Approximate Computing. {IEEE Embedded Systems Letters}, 10(1), 1–1. https://doi.org/10.1109/les.2018.2789942
LibreCat | DOI
 

2018 | Conference Paper | LibreCat-ID: 10575
Liu, C., Schneider, E., Kampmann, M., Hellebrand, S., & Wunderlich, H.-J. (2018). Extending Aging Monitors for Early Life and Wear-Out Failure Prevention. In 2018 IEEE 27th Asian Test Symposium (ATS). https://doi.org/10.1109/ats.2018.00028
LibreCat | DOI
 

2018 | Conference Paper | LibreCat-ID: 4575
Sprenger, A., & Hellebrand, S. (2018). Tuning Stochastic Space Compaction to Faster-than-at-Speed Test. In 2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). Budapest: IEEE. https://doi.org/10.1109/ddecs.2018.00020
LibreCat | DOI
 

2017 | Conference Paper | LibreCat-ID: 10576
Kampmann, M., & Hellebrand, S. (2017). Design-for-FAST: Supporting X-tolerant compaction during Faster-than-at-Speed Test. In 2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). https://doi.org/10.1109/ddecs.2017.7934564
LibreCat | DOI
 

2017 | Conference Paper | LibreCat-ID: 12973
Deshmukh, J., Kunz, W., Wunderlich, H.-J., & Hellebrand, S. (2017). Special Session on Early Life Failures. In {35th IEEE VLSI Test Symposium (VTS’17)}. Caesars Palace, Las Vegas, Nevada, USA: {IEEE}. https://doi.org/10.1109/vts.2017.7928933
LibreCat | DOI
 

2017 | Misc | LibreCat-ID: 13078
Kampmann, M., & Hellebrand, S. (2017). X-tolerante Prüfzellengruppierung für den Test mit erhöhter Betriebsfrequenz. 29. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’17), Lübeck, Germany.
LibreCat
 

2016 | Conference Paper | LibreCat-ID: 12975
Kampmann, M., & Hellebrand, S. (2016). X Marks the Spot: Scan-Flip-Flop Clustering for Faster-than-at-Speed Test. In {25th IEEE Asian Test Symposium (ATS’16)} (pp. 1–6). Hiroshima, Japan: {IEEE}. https://doi.org/10.1109/ats.2016.20
LibreCat | DOI
 

2015 | Conference Paper | LibreCat-ID: 12976
Kampmann, M., A. Kochte, M., Schneider, E., Indlekofer, T., Hellebrand, S., & Wunderlich, H.-J. (2015). Optimized Selection of Frequencies for Faster-Than-at-Speed Test. In {24th IEEE Asian Test Symposium (ATS’15)} (pp. 109–114). Mumbai, India: {IEEE}. https://doi.org/10.1109/ats.2015.26
LibreCat | DOI
 

2015 | Journal Article | LibreCat-ID: 13056
Huang, Z., Liang, H., & Hellebrand, S. (2015). A High Performance SEU Tolerant Latch. {Journal of Electronic Testing - Theory and Applications (JETTA)}, 31(4), 349–359.
LibreCat
 

2015 | Misc | LibreCat-ID: 13077
Hellebrand, S., Indlekofer, T., Kampmann, M., Kochte, M., Liu, C., & Wunderlich, H.-J. (2015). Effiziente Auswahl von Testfrequenzen für den Test kleiner Verzögerungsfehler. 27. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’15), Bad Urach, Germany.
LibreCat
 

2014 | Conference Paper | LibreCat-ID: 12977
Hellebrand, S., Indlekofer, T., Kampmann, M., A. Kochte, M., Liu, C., & Wunderlich, H.-J. (2014). FAST-BIST: Faster-than-at-Speed BIST Targeting Hidden Delay Defects. In {IEEE International Test Conference (ITC’14)}. Seattle, Washington, USA: {IEEE}. https://doi.org/10.1109/test.2014.7035360
LibreCat | DOI
 

2014 | Journal Article | LibreCat-ID: 13054
Hellebrand, S., & Wunderlich, H.-J. (2014). SAT-Based ATPG beyond Stuck-at Fault Testing. {DeGruyter Journal on Information Technology (It)}, 56(4), 165–172.
LibreCat
 

2014 | Journal Article | LibreCat-ID: 13055
Rodriguez Gomez, L., Cook, A., Indlekofer, T., Hellebrand, S., & Wunderlich, H.-J. (2014). Adaptive Bayesian Diagnosis of Intermittent Faults. {Journal of Electronic Testing - Theory and Applications (JETTA)}, 30(5), 527–540.
LibreCat
 

2013 | Misc | LibreCat-ID: 13075
Cook, A., Rodriguez Gomez, L., Hellebrand, S., Indlekofer, T., & Wunderlich, H.-J. (2013). Adaptive Test and Diagnosis of Intermittent Faults. 14th Latin American Test Workshop, Cordoba, Argentina.
LibreCat
 

2013 | Conference Paper | LibreCat-ID: 12979
Hellebrand, S. (2013). Analyzing and Quantifying Fault Tolerance Properties. In {14th IEEE Latin American Test Workshop - (LATW’13)}. Cordoba, Argentina: {IEEE}. https://doi.org/10.1109/latw.2013.6562662
LibreCat | DOI
 

2012 | Conference Paper | LibreCat-ID: 12980
Cook, A., Hellebrand, S., E. Imhof, M., Mumtaz, A., & Wunderlich, H.-J. (2012). Built-in Self-Diagnosis Targeting Arbitrary Defects with Partial Pseudo-Exhaustive Test. In {13th IEEE Latin American Test Workshop (LATW’12)} (pp. 1–4). Quito, Ecuador: {IEEE}. https://doi.org/10.1109/latw.2012.6261229
LibreCat | DOI
 

2012 | Conference Paper | LibreCat-ID: 12981
Cook, A., Hellebrand, S., & Wunderlich, H.-J. (2012). Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test. In {17th IEEE European Test Symposium (ETS’12)} (pp. 1–6). Annecy, France: {IEEE}. https://doi.org/10.1109/ets.2012.6233025
LibreCat | DOI
 

2012 | Misc | LibreCat-ID: 13074
Cook, A., Hellebrand, S., & Wunderlich, H.-J. (2012). Eingebaute Selbstdiagnose mit zufälligen und deterministischen Mustern. 24. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’12), Cottbus, Germany.
LibreCat
 

2011 | Conference Paper | LibreCat-ID: 12984
Polian, I., Becker, B., Hellebrand, S., Wunderlich, H.-J., & Maxwell, P. (2011). Towards Variation-Aware Test Methods. In {16th IEEE European Test Symposium Trondheim (ETS’11),(Embedded Tutorial)}. Trondheim, Norway: {IEEE}. https://doi.org/10.1109/ets.2011.51
LibreCat | DOI
 

2011 | Journal Article | LibreCat-ID: 13052
Hopsch, F., Becker, B., Hellebrand, S., Polian, I., Straube, B., Vermeiren, W., & Wunderlich, H.-J. (2011). Variation-Aware Fault Modeling. {SCIENCE CHINA Information Sciences, Science China Press, Co-Published with Springer}, 54(4), 1813–1826.
LibreCat
 

2011 | Conference Paper | LibreCat-ID: 13053
Cook, A., Hellebrand, S., Indlekofer, T., & Wunderlich, H.-J. (2011). Robuster Selbsttest mit Diagnose. In {5. GMM/GI/ITG Fachtagung “Zuverlässigkeit und Entwurf”} (pp. 48–53). Hamburg, Germany.
LibreCat
 

2011 | Conference Paper | LibreCat-ID: 12982
Cook, A., Hellebrand, S., Indlekofer, T., & Wunderlich, H.-J. (2011). Diagnostic Test of Robust Circuits. In {20th IEEE Asian Test Symposium (ATS’11)} (pp. 285–290). New Delhi, India: {IEEE}. https://doi.org/10.1109/ats.2011.55
LibreCat | DOI
 

2010 | Conference Paper | LibreCat-ID: 12983
Hopsch, F., Becker, B., Hellebrand, S., Polian, I., Straube, B., Vermeiren, W., & Wunderlich, H.-J. (2010). Variation-Aware Fault Modeling. In {19th IEEE Asian Test Symposium (ATS’10)} (pp. 87–93). Shanghai, China: {IEEE}. https://doi.org/10.1109/ats.2010.24
LibreCat | DOI
 

2010 | Conference Paper | LibreCat-ID: 12988
Froese, V., Ibers, R., & Hellebrand, S. (2010). Reusing NoC-Infrastructure for Test Data Compression. In {28th IEEE VLSI Test Symposium (VTS’10)} (pp. 227–231). Santa Cruz, CA, USA: {IEEE}. https://doi.org/10.1109/vts.2010.5469570
LibreCat | DOI
 

2010 | Conference Paper | LibreCat-ID: 13049
Becker, B., Hellebrand, S., Polian, I., Straube, B., Vermeiren, W., & Wunderlich, H.-J. (2010). Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits. In {4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper)}. Chicago, IL, USA.
LibreCat
 

2010 | Conference Paper | LibreCat-ID: 13051
Hunger, M., & Hellebrand, S. (2010). Ausbeute und Fehlertoleranz bei dreifach modularer Redundanz. In 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf” (pp. 81–88). Wildbad Kreuth, Germany.
LibreCat
 

2010 | Conference Paper | LibreCat-ID: 12985
Indlekofer, T., Schnittger, M., & Hellebrand, S. (2010). Efficient Test Response Compaction for Robust BIST Using Parity Sequences. In {28th IEEE International Conference on Computer Design (ICCD’10)} (pp. 480–485). Amsterdam, The Netherlands: {IEEE}. https://doi.org/10.1109/iccd.2010.5647648
LibreCat | DOI
 

2010 | Conference Paper | LibreCat-ID: 12986
Hunger, M., & Hellebrand, S. (2010). The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems. In {25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10)} (pp. 101–108). Kyoto, Japan: {IEEE}. https://doi.org/10.1109/dft.2010.19
LibreCat | DOI
 

2010 | Misc | LibreCat-ID: 10670
Fröse, V., Ibers, R., & Hellebrand, S. (2010). Testdatenkompression mit Hilfe der Netzwerkinfrastruktur. 22. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’10), Paderborn, Germany.
LibreCat
 

2010 | Misc | LibreCat-ID: 13073
Hellebrand, S. (2010). Nano-Electronic Systems. Editorial, it 4/2010, pp. 179-180.
LibreCat
 

2010 | Conference Paper | LibreCat-ID: 12987
Becker, B., Hellebrand, S., Polian, I., Straube, B., Vermeiren, W., & Wunderlich, H.-J. (2010). Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits. In {40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’10)}. Chicago, IL, USA: {IEEE}. https://doi.org/10.1109/dsnw.2010.5542612
LibreCat | DOI
 

2010 | Conference Paper | LibreCat-ID: 13050
Indlekofer, T., Schnittger, M., & Hellebrand, S. (2010). Robuster Selbsttest mit extremer Kompaktierung. In {4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”} (pp. 17–24). Wildbad Kreuth, Germany.
LibreCat
 

2009 | Conference Paper | LibreCat-ID: 12990
Hellebrand, S., & Hunger, M. (2009). Are Robust Circuits Really Robust? In {24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk)} (p. 77). Chicago, IL, USA: {IEEE}. https://doi.org/10.1109/dft.2009.28
LibreCat | DOI
 

2009 | Conference Paper | LibreCat-ID: 12991
Hunger, M., Hellebrand, S., Czutro, A., Polian, I., & Becker, B. (2009). ATPG-Based Grading of Strong Fault-Secureness. In {15th IEEE International On-Line Testing Symposium (IOLTS’09)}. Sesimbra-Lisbon, Portugal: {IEEE}. https://doi.org/10.1109/iolts.2009.5196027
LibreCat | DOI
 

2009 | Conference Paper | LibreCat-ID: 13030
Hunger, M., Hellebrand, S., Czutro, A., Polian, I., & Becker, B. (2009). Robustheitsanalyse stark fehlersicherer Schaltungen mit SAT-basierter Testmustererzeugung. In {3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}. Stuttgart, Germany.
LibreCat
 

2008 | Conference Paper | LibreCat-ID: 13032
Oehler, P., Bosio, A., Di Natale, G., & Hellebrand, S. (2008). Modularer Selbsttest und optimierte Reparaturanalyse. In {2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}. Ingolstadt, Germany.
LibreCat
 

2008 | Misc | LibreCat-ID: 13033
Coym, T., Hellebrand, S., Ludwig, S., Straube, B., Wunderlich, H.-J., & G. Zoellin, C. (2008). Ein verfeinertes elektrisches Modell für Teilchentreffer und dessen Auswirkung auf die Bewertung der Schaltungsempfindlichkeit. 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (Poster), Wien, Österreich.
LibreCat
 

2008 | Conference Paper | LibreCat-ID: 12992
Oehler, P., Bosio, A., di Natale, G., & Hellebrand, S. (2008). A Modular Memory BIST for Optimized Memory Repair. In {14th IEEE International On-Line Testing Symposium (IOLTS’08), (Poster)}. Rhodos, Greece: {IEEE}. https://doi.org/10.1109/iolts.2008.30
LibreCat | DOI
 

2008 | Conference Paper | LibreCat-ID: 12993
Hunger, M., & Hellebrand, S. (2008). Verification and Analysis of Self-Checking Properties through ATPG. In {14th IEEE International On-Line Testing Symposium (IOLTS’08)}. Rhodos, Greece: {IEEE}. https://doi.org/10.1109/iolts.2008.32
LibreCat | DOI
 

2008 | Misc | LibreCat-ID: 13035
Amgalan, U., Hachmann, C., Hellebrand, S., & Wunderlich, H.-J. (2008). Testen mit Rücksetzpunkten - ein Ansatz zur Verbesserung der Ausbeute bei robusten Schaltungen. 20. ITG/GI/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Wien, Österreich.
LibreCat
 

2008 | Conference Paper | LibreCat-ID: 12994
Amgalan, U., Hachmann, C., Hellebrand, S., & Wunderlich, H.-J. (2008). Signature Rollback - A Technique for Testing Robust Circuits. In {26th IEEE VLSI Test Symposium (VTS’08)} (pp. 125–130). San Diego, CA, USA: {IEEE}. https://doi.org/10.1109/vts.2008.34
LibreCat | DOI
 

2008 | Conference Paper | LibreCat-ID: 13031
Hunger, M., & Hellebrand, S. (2008). Analyse selbstprüfender Schaltungen – Nachweis von Fehlersicherheit und Selbsttestbarkeit mit ATPG. In {2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}. Ingolstadt, Germany.
LibreCat
 

2007 | Conference Paper | LibreCat-ID: 12995
Hellebrand, S., G. Zoellin, C., Wunderlich, H.-J., Ludwig, S., Coym, T., & Straube, B. (2007). A Refined Electrical Model for Particle Strikes and its Impact on SEU Prediction. In {22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07)} (pp. 50–58). Rome, Italy: {IEEE}. https://doi.org/10.1109/dft.2007.43
LibreCat | DOI
 

2007 | Conference Paper | LibreCat-ID: 13037
Hellebrand, S., G. Zoellin, C., Wunderlich, H.-J., Ludwig, S., Coym, T., & Straube, B. (2007). Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance. In {43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM’07), (Invited Paper)}. Bled, Slovenia.
LibreCat
 

2007 | Journal Article | LibreCat-ID: 13044
Ali, M., Hessler, S., Welzl, M., & Hellebrand, S. (2007). An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip. {International Journal on High Performance Systems Architecture}, 1(2), 113–123.
LibreCat
 

2007 | Conference Paper | LibreCat-ID: 12996
Oehler, P., Hellebrand, S., & Wunderlich, H.-J. (2007). Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair. In {10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07)} (pp. 185–190). Krakow, Poland: {IEEE}. https://doi.org/10.1109/ddecs.2007.4295278
LibreCat | DOI
 

2007 | Conference Paper | LibreCat-ID: 13040
Ali, M., Welzl, M., Hessler, S., & Hellebrand, S. (2007). A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip. In {4th International Conference on Information Technology: New Generations (ITNG’07)} (pp. 1027–1032). Las Vegas, Nevada, USA.
LibreCat
 

2007 | Misc | LibreCat-ID: 13038
Hellebrand, S. (2007). Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing. 5th IEEE East-West Design \& Test Symposium, Yerevan, Armenia (Invited Talk).
LibreCat
 

2007 | Conference Paper | LibreCat-ID: 12997
Oehler, P., Hellebrand, S., & Wunderlich, H.-J. (2007). An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy. In {12th IEEE European Test Symposium (ETS’07)} (pp. 91–96). Freiburg, Germany: {IEEE}. https://doi.org/10.1109/ets.2007.10
LibreCat | DOI
 

2007 | Conference Paper | LibreCat-ID: 13041
Becker, B., Polian, I., Hellebrand, S., Straube, B., & Wunderlich, H.-J. (2007). Test und Zuverlässigkeit nanoelektronischer Systeme. In {1. GMM/GI/ITG-Fachtagung “Zuverlässigkeit und Entwurf”}. Munich, Germany.
LibreCat
 

2007 | Misc | LibreCat-ID: 13039
Ali, M., Welzl, M., Hessler, S., & Hellebrand, S. (2007). An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips. DATE 2007 Friday Workshop on Diagnostic Services in Network-on-Chips, Nice, France, (Poster).
LibreCat
 

2007 | Misc | LibreCat-ID: 13042
Oehler, P., Hellebrand, S., & Wunderlich, H.-J. (2007). An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Erlangen, Germany.
LibreCat
 

2007 | Journal Article | LibreCat-ID: 13036
Hellebrand, S., G. Zoellin, C., Wunderlich, H.-J., Ludwig, S., Coym, T., & Straube, B. (2007). Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance. {Informacije MIDEM, Ljubljana (Invited Paper)}, 37(4 (124)), 212–219.
LibreCat
 

2007 | Misc | LibreCat-ID: 13043
Hellebrand, S. (2007). Qualitätssicherung für Nanochips - Wie IT-Produkte zuverlässig werden. ForschungsForum Paderborn, 10. Ausgabe, Paderborn, Germany.
LibreCat
 

2006 | Journal Article | LibreCat-ID: 13045
Becker, B., Polian, I., Hellebrand, S., Straube, B., & Wunderlich, H.-J. (2006). DFG-Projekt RealTest - Test und Zuverlässigkeit nanoelektronischer Systeme. {it -Information Technology}, 48(5), 305–311.
LibreCat
 

2005 | Misc | LibreCat-ID: 13102
Oehler, P., & Hellebrand, S. (2005). Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria.
LibreCat
 

2005 | Misc | LibreCat-ID: 13046
Oehler, P., & Hellebrand, S. (2005). A Low Power Design for Embedded DRAMs with Online Consistency Checking. Kleinheubachertagung 2005, Miltenberg, Germany.
LibreCat
 

2005 | Conference Paper | LibreCat-ID: 12998
Ali, M., Welzl, M., & Hellebrand, S. (2005). A Dynamic Routing Mechanism for Network on Chip. In {23rd IEEE NORCHIP Conference} (pp. 70–73). Oulu, Finland: {IEEE}. https://doi.org/10.1109/norchp.2005.1596991
LibreCat | DOI
 

2005 | Conference Paper | LibreCat-ID: 13000
Oehler, P., & Hellebrand, S. (2005). Low Power Embedded DRAMs with High Quality Error Correcting Capabilities. In {10th IEEE European Test Symposium (ETS’05)} (pp. 148–153). Tallinn, Estonia: {IEEE}. https://doi.org/10.1109/ets.2005.28
LibreCat | DOI
 

2005 | Conference Paper | LibreCat-ID: 12999
Ali, M., Welzl, M., Zwicknagl, M., & Hellebrand, S. (2005). Considerations for Fault-Tolerant Networks on Chips. In {IEEE International Conference on Microelectronics (ICM’05)}. Islamabad, Pakistan: {IEEE}. https://doi.org/10.1109/icm.2005.1590063
LibreCat | DOI
 

2005 | Misc | LibreCat-ID: 13101
Ali, M., Welzl, M., & Hellebrand, S. (2005). Dynamic Routing: A Prerequisite for Reliable NoCs. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria.
LibreCat
 

2004 | Conference Paper | LibreCat-ID: 13001
Wuertenberger, A., S. Tautermann, C., & Hellebrand, S. (2004). Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. In {IEEE International Test Conference (ITC’04)} (pp. 926–935). Charlotte, NC, USA: {IEEE}. https://doi.org/10.1109/test.2004.1387357
LibreCat | DOI
 

2004 | Misc | LibreCat-ID: 13099
Breu, R., Fahringer, T., Fensel, D., Hellebrand, S., Middeldorp, A., & Scherzer, O. (2004). Im Westen viel Neues - Informatik an der Universität Innsbruck. OCG Journal, pp. 28-29.
LibreCat
 

2004 | Conference Paper | LibreCat-ID: 13071
Liu Jing, M., Ruehrup, S., Schindelhauer, C., Volbert, K., Dierkes, M., Bellgardt, A., … Hilleringmann, U. (2004). Sensor Networks with More Features Using Less Hardware. In {GOR/NGB Conference Tilburg 2004}. Tilburg, Netherlands.
LibreCat
 

2004 | Misc | LibreCat-ID: 13100
Hellebrand, S., Wuertenberger, A., & S. Tautermann, C. (2004). Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. 9th IEEE European Test Symposium, Ajaccio, Corsica, France.
LibreCat
 

2003 | Conference Paper | LibreCat-ID: 13002
Wuertenberger, A., S. Tautermann, C., & Hellebrand, S. (2003). A Hybrid Coding Strategy for Optimized Test Data Compression. In {IEEE International Test Conference (ITC’03)} (pp. 451–459). Charlotte, NC, USA: {IEEE}. https://doi.org/10.1109/test.2003.1270870
LibreCat | DOI
 

2003 | Misc | LibreCat-ID: 13098
Breu, R., Hellebrand, S., & Welzl, M. (2003). Experiences from Teaching Software Development in a Java Environment. Handouts ACS/IEEE Workshop on Practice and Experience with Java in Education, Tunis, Tunisia.
LibreCat
 

2002 | Journal Article | LibreCat-ID: 13070
Liang, H., Hellebrand, S., & Wunderlich, H.-J. (2002). A Mixed-Mode BIST Scheme Based on Folding Compression. {Journal on Computer Science and Technology}, 17(2), 203–212.
LibreCat
 

2002 | Journal Article | LibreCat-ID: 13069
Hellebrand, S., Liang, H.-G., & Wunderlich, H.-J. (2002). Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. {Journal of Electronic Testing - Theory and Applications (JETTA)}, 18(2), 157–168.
LibreCat
 

2002 | Journal Article | LibreCat-ID: 13003
Hellebrand, S., Wunderlich, H.-J., A. Ivaniuk, A., V. Klimets, Y., & N. Yarmolik, V. (2002). Efficient Online and Offline Testing of Embedded DRAMs. {IEEE Transactions on Computers}, 51(7), 801–809. https://doi.org/10.1109/tc.2002.1017700
LibreCat | DOI
 

2002 | Misc | LibreCat-ID: 13097
Hellebrand, S., & Wuertenberger, A. (2002). Alternating Run-Length Coding: A Technique for Improved Test Data Compression. IEEE International Workshop on Test Resource Partitioning, Baltimore, MD, USA.
LibreCat
 

2001 | Journal Article | LibreCat-ID: 13068
Hellebrand, S., Liang, H.-G., & Wunderlich, H.-J. (2001). A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. {Journal of Electronic Testing - Theory and Applications (JETTA)}, 17(3/4), 341–349.
LibreCat
 

2001 | Misc | LibreCat-ID: 13096
Liang, H.-G., Hellebrand, S., & Wunderlich, H.-J. (2001). Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. IEEE European Test Workshop, Stockholm, Sweden.
LibreCat
 

2001 | Conference Paper | LibreCat-ID: 13004
Liang, H.-G., Hellebrand, S., & Wunderlich, H.-J. (2001). Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. In {IEEE International Test Conference (ITC’01)} (pp. 894–902). Baltimore, MD, USA: {IEEE}. https://doi.org/10.1109/test.2001.966712
LibreCat | DOI
 

2001 | Journal Article | LibreCat-ID: 13047
Liang, H.-G., Hellebrand, S., & Wunderlich, H.-J. (2001). Deterministic BIST Scheme Based on Reseeding of Folding Counters. {Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan)}, 38(8), 931.
LibreCat
 

2000 | Misc | LibreCat-ID: 13094
Hellebrand, S., & Wunderlich, H.-J. (2000). Hardwarepraktikum im Diplomstudiengang Informatik. Handbuch Lehre, Berlin, Raabe Verlag.
LibreCat
 

2000 | Misc | LibreCat-ID: 13095
Hellebrand, S., Liang, H.-G., & Wunderlich, H.-J. (2000). A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. IEEE European Test Workshop, Cascais, Portugal.
LibreCat
 

2000 | Conference Paper | LibreCat-ID: 13005
Hellebrand, S., Liang, H.-G., & Wunderlich, H.-J. (2000). A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. In {IEEE International Test Conference (ITC’00)} (pp. 778–784). Atlantic City, NJ, USA: {IEEE}. https://doi.org/10.1109/test.2000.894274
LibreCat | DOI
 

1999 | Conference Paper | LibreCat-ID: 13006
Hellebrand, S., Wunderlich, H.-J., A. Ivaniuk, A., V. Klimets, Y., & N. Yarmolik, V. (1999). Error Detecting Refreshment for Embedded DRAMs. In {17th IEEE VLSI Test Symposium (VTS’99)} (pp. 384–390). Dana Point, CA, USA: {IEEE (Comput. Soc.)}. https://doi.org/10.1109/vtest.1999.766693
LibreCat | DOI
 

1999 | Book | LibreCat-ID: 13065
Hellebrand, S. (1999). Selbsttestbare Steuerwerke - Strukturen und Syntheseverfahren. Verlag Dr. Kovac, Hamburg: Verlag Dr. Kovac, Hamburg.
LibreCat
 

1999 | Conference Paper | LibreCat-ID: 13066
N. Yarmolik, V., V. Bykov, I., Hellebrand, S., & Wunderlich, H.-J. (1999). Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms. In {Third European Dependable Computing Conference (EDCC-3)}. Prague, Czech Republic.
LibreCat
 

1999 | Conference Paper | LibreCat-ID: 13067
Hellebrand, S., Wunderlich, H.-J., & N. Yarmolik, V. (1999). Symmetric Transparent BIST for RAMs. In {Design, Automation and Test in Europe (DATE’99)} (pp. 702–707). Munich, Germany.
LibreCat
 

1999 | Misc | LibreCat-ID: 13093
Hellebrand, S., Wunderlich, H.-J., & N. Yarmolik, V. (1999). Exploiting Symmetries to Speed Up Transparent BIST. 11th GI/ITG/GMM/IEEE Workshop.
LibreCat
 

1998 | Conference Paper | LibreCat-ID: 13063
N. Yarmolik, V., V. Klimets, Y., Hellebrand, S., & Wunderlich, H.-J. (1998). New Transparent RAM BIST Based on Self-Adjusting Output Data Compression. In {Design \& Diagnostics of Electronic Circuits \& Systems} (pp. 27–33). Szczyrk, Poland.
LibreCat
 

1998 | Conference Paper | LibreCat-ID: 13007
Hertwig, A., Hellebrand, S., & Wunderlich, H.-J. (1998). Fast Self-Recovering Controllers. In {16th IEEE VLSI Test Symposium (VTS’98)} (pp. 296–302). Monterey, CA, USA: {IEEE (Comput. Soc.)}. https://doi.org/10.1109/vtest.1998.670883
LibreCat | DOI
 

1998 | Journal Article | LibreCat-ID: 13064
Hellebrand, S., Hertwig, A., & Wunderlich, H.-J. (1998). Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications. {IEEE Design and Test}, 15(4), 36–41.
LibreCat
 

1998 | Conference Paper | LibreCat-ID: 13008
Hellebrand, S., Wunderlich, H.-J., & N. Yarmolik, V. (1998). Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs. In {IEEE Design, Automation and Test in Europe (DATE’98)} (pp. 173–179). Paris, France: {IEEE (Comput.Soc)}. https://doi.org/10.1109/date.1998.655853
LibreCat | DOI
 

1998 | Book Chapter | LibreCat-ID: 13060
Hellebrand, S., Wunderlich, H.-J., & Hertwig, A. (1998). Mixed-Mode BIST Using Embedded Processors. In Mixed-Mode BIST Using Embedded Processors. In: M. Nicolaidis, Y. Zorian, D. K. Pradhan (Eds.): On-Line Testing for VLSI, Boston: Kluwer Academic Publishers 1998: {Kluwer Academic Publishers}.
LibreCat
 

1998 | Misc | LibreCat-ID: 13091
N. Yarmolik, V., Hellebrand, S., & Wunderlich, H.-J. (1998). Efficient Consistency Checking for Embedded Memories. 5th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA.
LibreCat
 

1998 | Journal Article | LibreCat-ID: 13061
Hellebrand, S., Wunderlich, H.-J., & Hertwig, A. (1998). Mixed-Mode BIST Using Embedded Processors. {Journal of Electronic Testing Theory and Applications - JETTA}, 12(1/2), 127–138.
LibreCat
 

1998 | Misc | LibreCat-ID: 13092
N. Yarmolik, V., Hellebrand, S., & Wunderlich, H.-J. (1998). Efficient Consistency Checking for Embedded Memories. 10th GI/ITG/GMM/IEEE Workshop.
LibreCat
 

1998 | Report | LibreCat-ID: 13029
Hellebrand, S., & Wunderlich, H.-J. (1998). Test und Synthese schneller eingebetteter Systeme. Universität Stuttgart.
LibreCat
 

1997 | Misc | LibreCat-ID: 13090
Hertwig, A., Hellebrand, S., & Wunderlich, H.-J. (1997). Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications. 3rd IEEE International On-Line Testing Workshop, Crete, Greece.
LibreCat
 

Filters and Search Terms

department=48

Search

Filter Publications

Display / Sort

Citation Style: APA

Export / Embed