FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory

Z. Li, L. Liu, Y. Deng, J. Wang, Z. Liu, S. Yin, S. Wei, in: Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, 2019.

Download
No fulltext has been uploaded.
Conference Paper | Published | English
Author
; ; ; ; ; ;
Abstract
Transactional Memory (TM) has been considered as a promising alternative to existing synchronization operations, which are often the largest stumbling block to unleashing parallelism of applications. Efficient implementations of TM, however, are challenging due to the tension between lowering performance overhead and avoiding unnecessary aborts. In this paper, we present Reachability-based Optimistic Concurrency Control for Transactional Memory (ROCoCoTM), a novel scheme which offloads concurrency control (CC) algorithms, the central building blocks of TM systems, to reconfigurable hardware. To reduce the abort rate, an innovative formalization of mainstream CC algorithms is developed to reveal a common restriction that leads to unnecessary aborts. This restriction is resolved by the ROCoCo algorithm with a centralized validation phase, which can be efficiently pipelined in hardware. Thanks to a high-performance offloading engine implemented in reconfigurable hardware, ROCoCo algorithm results in decreased abort rates and reduced performance overhead. The whole system is implemented on Intel's HARP2 platform and evaluated with the STAMP benchmark suite. Experiments show 1.55x and 8.05x geomean speedup over TinySTM and an HTM based on Intel TSX, respectively. Given the fast-growing deployment of commodity CPU-FPGA platforms, ROCoCoTM paves the way for software programmers to exploit heterogeneous computing resources with a high-level transactional abstraction to effectively extract the parallelism in modern applications.
Publishing Year
Proceedings Title
Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture
LibreCat-ID

Cite this

Li Z, Liu L, Deng Y, et al. FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory. In: Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture. ; 2019. doi:10.1145/3352460.3358270
Li, Z., Liu, L., Deng, Y., Wang, J., Liu, Z., Yin, S., & Wei, S. (2019). FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory. In Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture. https://doi.org/10.1145/3352460.3358270
@inproceedings{Li_Liu_Deng_Wang_Liu_Yin_Wei_2019, title={FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory}, DOI={10.1145/3352460.3358270}, booktitle={Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture}, author={Li, Zhaoshi and Liu, Leibo and Deng, Yangdong and Wang, Jiawei and Liu, Zhiwei and Yin, Shouyi and Wei, Shaojun}, year={2019} }
Li, Zhaoshi, Leibo Liu, Yangdong Deng, Jiawei Wang, Zhiwei Liu, Shouyi Yin, and Shaojun Wei. “FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory.” In Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, 2019. https://doi.org/10.1145/3352460.3358270.
Z. Li et al., “FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory,” in Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, 2019.
Li, Zhaoshi, et al. “FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory.” Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, 2019, doi:10.1145/3352460.3358270.

Export

Marked Publications

Open Data LibreCat

Search this title in

Google Scholar
ISBN Search