Heuristic & Expert-Guided Buffer Sizing for Neural Network Inference Applications on FPGAs
L. Stasytis, F. Jentzsch, T. Preusser, Y. Umuroglu, J. Petri-Koenig, Z. István, in: 2025 International Conference on Field Programmable Technology (ICFPT), IEEE, 2026.
Download
No fulltext has been uploaded.
Conference Paper
| Published
| English
Author
Stasytis, Lukas;
Jentzsch, FelixLibreCat
;
Preusser, Thomas;
Umuroglu, Yaman;
Petri-Koenig, Jakoba;
István, Zsolt
Department
Publishing Year
Proceedings Title
2025 International Conference on Field Programmable Technology (ICFPT)
LibreCat-ID
Cite this
Stasytis L, Jentzsch F, Preusser T, Umuroglu Y, Petri-Koenig J, István Z. Heuristic & Expert-Guided Buffer Sizing for Neural Network Inference Applications on FPGAs. In: 2025 International Conference on Field Programmable Technology (ICFPT). IEEE; 2026. doi:10.1109/icfpt67023.2025.00032
Stasytis, L., Jentzsch, F., Preusser, T., Umuroglu, Y., Petri-Koenig, J., & István, Z. (2026). Heuristic & Expert-Guided Buffer Sizing for Neural Network Inference Applications on FPGAs. 2025 International Conference on Field Programmable Technology (ICFPT). https://doi.org/10.1109/icfpt67023.2025.00032
@inproceedings{Stasytis_Jentzsch_Preusser_Umuroglu_Petri-Koenig_István_2026, title={Heuristic & Expert-Guided Buffer Sizing for Neural Network Inference Applications on FPGAs}, DOI={10.1109/icfpt67023.2025.00032}, booktitle={2025 International Conference on Field Programmable Technology (ICFPT)}, publisher={IEEE}, author={Stasytis, Lukas and Jentzsch, Felix and Preusser, Thomas and Umuroglu, Yaman and Petri-Koenig, Jakoba and István, Zsolt}, year={2026} }
Stasytis, Lukas, Felix Jentzsch, Thomas Preusser, Yaman Umuroglu, Jakoba Petri-Koenig, and Zsolt István. “Heuristic & Expert-Guided Buffer Sizing for Neural Network Inference Applications on FPGAs.” In 2025 International Conference on Field Programmable Technology (ICFPT). IEEE, 2026. https://doi.org/10.1109/icfpt67023.2025.00032.
L. Stasytis, F. Jentzsch, T. Preusser, Y. Umuroglu, J. Petri-Koenig, and Z. István, “Heuristic & Expert-Guided Buffer Sizing for Neural Network Inference Applications on FPGAs,” 2026, doi: 10.1109/icfpt67023.2025.00032.
Stasytis, Lukas, et al. “Heuristic & Expert-Guided Buffer Sizing for Neural Network Inference Applications on FPGAs.” 2025 International Conference on Field Programmable Technology (ICFPT), IEEE, 2026, doi:10.1109/icfpt67023.2025.00032.