Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).

We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.

403 Publications


2018 | Preprint | LibreCat-ID: 3586
L. M. Witschen, T. Wiersema, H. Ghasemzadeh Mohammadi, M. Awais, and M. Platzner, “CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation,” Third Workshop on Approximate Computing (AxC 2018). .
LibreCat | Files available
 

2018 | Dissertation | LibreCat-ID: 3720
N. Ho, FPGA-based Reconfigurable Cache Mapping Schemes: Design and Optimization. Universität Paderborn, 2018.
LibreCat | DOI
 

2018 | Preprint | LibreCat-ID: 1165
L. M. Witschen, T. Wiersema, and M. Platzner, “Making the Case for Proof-carrying Approximate Circuits,” 4th Workshop On Approximate Computing (WAPCO 2018). 2018.
LibreCat | Files available
 

2018 | Conference Paper | LibreCat-ID: 5547
A. Lösch and M. Platzner, “A Highly Accurate Energy Model for Task Execution on Heterogeneous Compute Nodes,” in 2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP), Milan, Italy, 2018.
LibreCat | Files available | DOI
 

2018 | Conference Paper | LibreCat-ID: 10598
M. Awais, H. Ghasemzadeh Mohammadi, and M. Platzner, “An MCTS-based Framework for Synthesis of Approximate Circuits,” in 26th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 2018, pp. 219–224.
LibreCat | DOI
 

2018 | Mastersthesis | LibreCat-ID: 10782
L. Clausing, Development of a Hardware / Software Codesign for sonification of LIDAR-based sensor data. Ruhr-University Bochum, 2018.
LibreCat
 

2018 | Bachelorsthesis | LibreCat-ID: 1097
F. P. Jentzsch, Enforcing IP Core Connection Properties with Verifiable Security Monitors. Universität Paderborn, 2018.
LibreCat
 

2018 | Journal Article | LibreCat-ID: 12965
I. Ghribi, R. B. Abdallah, M. Khalgui, Z. Li, K. Alnowibet, and M. Platzner, “R-Codesign: Codesign Methodology for Real-Time Reconfigurable Embedded Systems Under Energy Constraints,” IEEE Access, pp. 14078–14092, 2018.
LibreCat | DOI
 

2017 | Bachelorsthesis | LibreCat-ID: 3580
T. Hansmeier, An FPGA Accelerator for Checking Resolution Proofs. Universität Paderborn, 2017.
LibreCat
 

2017 | Mastersthesis | LibreCat-ID: 1157
L. M. Witschen, A Framework for the Synthesis of Approximate Circuits. Universität Paderborn, 2017.
LibreCat
 

Filters and Search Terms

department=78

Search

Filter Publications

Display / Sort

Citation Style: IEEE

Export / Embed