Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).
We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.
450 Publications
2011 | Conference Paper | LibreCat-ID: 656
Happe, M., Agne, A., & Plessl, C. (2011). Measuring and Predicting Temperature Distributions on FPGAs at Run-Time. Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig), 55–60. https://doi.org/10.1109/ReConFig.2011.59
LibreCat
| Files available
| DOI
2011 | Conference Paper | LibreCat-ID: 2200
Kenter, T., Platzner, M., Plessl, C., & Kauschke, M. (2011). Performance Estimation Framework for Automated Exploration of CPU-Accelerator Architectures. Proc. Int. Symp. on Field-Programmable Gate Arrays (FPGA), 177–180. https://doi.org/10.1145/1950413.1950448
LibreCat
| DOI
2011 | Journal Article | LibreCat-ID: 2201
Schumacher, T., Süß, T., Plessl, C., & Platzner, M. (2011). FPGA Acceleration of Communication-bound Streaming Applications: Architecture Modeling and a 3D Image Compositing Case Study. Int. Journal of Recon- Figurable Computing (IJRC). https://doi.org/10.1155/2011/760954
LibreCat
| DOI
2011 | Conference Paper | LibreCat-ID: 2198
Grad, M., & Plessl, C. (2011). Just-in-time Instruction Set Extension – Feasibility and Limitations for an FPGA-based Reconfigurable ASIP Architecture. Proc. Reconfigurable Architectures Workshop (RAW), 278–285. https://doi.org/10.1109/IPDPS.2011.153
LibreCat
| DOI
2010 | Journal Article | LibreCat-ID: 10605
Drzevitzky, S., Kastens, U., & Platzner, M. (2010). Proof-Carrying Hardware: Concept and Prototype Tool Flow for Online Verification. International Journal of Reconfigurable Computing, 2010. https://doi.org/10.1155/2010/180242
LibreCat
| DOI
2010 | Mastersthesis | LibreCat-ID: 10614
Agne, A. (2010). Virtuelle Speicherverwaltung für Hardware Threads in Rekonfigurierbaren Systemen. Paderborn University.
LibreCat
2010 | Mastersthesis | LibreCat-ID: 10629
Boschmann, A. (2010). EMG-basierte Ganganalyse. Paderborn University.
LibreCat
2010 | Mastersthesis | LibreCat-ID: 10642
Breitlauch, D. (2010). Evolvable Cache Controller. Paderborn University.
LibreCat
2010 | Bachelorsthesis | LibreCat-ID: 10649
Dridger, D. (2010). Soft Microprocessors with tightly coupled Application-Specific Coprocessors. Paderborn University.
LibreCat
2010 | Bachelorsthesis | LibreCat-ID: 10657
Graf, T. (2010). Parallelization of the UCT Algorithm on HPC-Clusters. Paderborn University.
LibreCat
2010 | Conference Paper | LibreCat-ID: 10683
Kaufmann, P., Englehart, K., & Platzner, M. (2010). Fluctuating EMG Signals: Investigating Long-term Effects of Pattern Matching Algorithms. In International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC) (pp. 6357–6360). IEEE.
LibreCat
2010 | Conference Paper | LibreCat-ID: 10686
Kaufmann, P., Knieper, T., & Platzner, M. (2010). A Novel Hybrid Evolutionary Strategy and its Periodization with Multi-objective Genetic Optimizers. In IEEE World Congress on Computational Intelligence (WCCI), Congress on Evolutionary Computation (CEC) (pp. 541–548). IEEE.
LibreCat
2010 | Journal Article | LibreCat-ID: 10694
Kebschull, U., Platzner, M., & Teich, J. (2010). Selected papers from the 18th International Conference on Field Programmable Logic and Applications, FPL 2008 (editorial). IET Computers Digital Techniques, 4(3), 157–158. https://doi.org/10.1049/iet-cdt.2010.9044
LibreCat
| DOI
2010 | Mastersthesis | LibreCat-ID: 10697
Knieper, T. (2010). Hybridization of Global Multi-Objective and Local Search Techniques. Paderborn University.
LibreCat
2010 | Conference Paper | LibreCat-ID: 10699
Knieper, T., Kaufmann, P., Glette, K., Platzner, M., & Torresen, J. (2010). Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture. In IEEE Intl. Conf. on Evolvable Systems (ICES) (Vol. 6274, pp. 250–261). Springer.
LibreCat
2010 | Book Chapter | LibreCat-ID: 10704
Lübbers, E., & Platzner, M. (2010). ReconOS: An Operating System for Dynamically Reconfigurable Hardware. In M. Platzner, J. Teich, & N. Wehn (Eds.), Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications (pp. 269–290). Springer-Verlag GmbH. https://doi.org/10.1007/978-90-481-3485-4_13
LibreCat
| DOI
2010 | Mastersthesis | LibreCat-ID: 10710
Meiche, R. (2010). FPGA/CPU Multicore-Plattform für ReconOS/eCos. Paderborn University.
LibreCat
2010 | Mastersthesis | LibreCat-ID: 10717
Niekamp, M. (2010). Transparente Hardwarebeschleunigung durch Shared Library Interposing. Paderborn University.
LibreCat
2010 | Mastersthesis | LibreCat-ID: 10731
Runde, B. (2010). A Token-Ring Network-On-Chip for Message Passing in ReconOS. Paderborn University.
LibreCat
2010 | Mastersthesis | LibreCat-ID: 10752
Wiersema, T. (2010). Scheduling Support for Heterogeneous Hardware Accelerators under Linux. Paderborn University.
LibreCat