Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).

We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.

66 Publications


2010 | Conference Paper | LibreCat-ID: 37050
Müller, Wolfgang, et al. “The SATURN Approach to SysML-Based HW/SW Codesign.” Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2010, doi:10.1007/978-94-007-1488-5_9.
LibreCat | DOI
 

2010 | Conference Paper | LibreCat-ID: 37039
Becker, Markus, et al. “RTOS-Aware Refinement for TLM2.0-Based HW/SW Design.” Proceedings of DATE’10, IEEE, 2010, doi:10.1109/DATE.2010.5456965.
LibreCat | DOI
 

2007 | Conference Paper | LibreCat-ID: 11883 | OA
Peschke, Sven, and Reinhold Haeb-Umbach. “Velocity Estimation of Mobile Terminals by Exploiting GSM Downlink Signalling.” 4th Workshop on Positioning Navigation and Communication (WPNC 2007), 2007, pp. 217–22, doi:10.1109/WPNC.2007.353637.
LibreCat | DOI | Download (ext.)
 

2001 | Conference Paper | LibreCat-ID: 39411
Flake, Stephan, et al. “Customer-Oriented Systems Design through Virtual Prototyps.” Proceedings of IEEE KMN 2001, 2001, doi:10.1109/ENABL.2001.953425.
LibreCat | DOI
 

1999 | Conference Paper | LibreCat-ID: 39487
Geiger, Christian, et al. “Visual Specification, Modeling, and Illustrations of Complex Systems.” Proceedings of HICSS-32, 1999, doi:10.1109/HICSS.1999.772621.
LibreCat | DOI
 

1995 | Book Chapter | LibreCat-ID: 34448
Börger, Egon, et al. “A Formal Definition of an Abstract VHDL’93 Simulator by EA-Machines.” Semantics of VHDL, edited by C. Delgado Kloos and Peter T. Breuer, Kluwer Academic Publishers, 1995, pp. 107–39, doi:10.1007/978-1-4615-2237-9_5.
LibreCat | DOI
 

Filters and Search Terms

keyword="Bologna-process"

Search

Filter Publications

Display / Sort

Citation Style: MLA

Export / Embed