Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).

We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.

66 Publications


2010 | Conference Paper | LibreCat-ID: 37050
Müller, W., He, D., Mischkalla, F., Wegele, A., Larkham, A., Whiston, P., Penil, P., Villar, E., Mitas, N., Kritharidis, D., Azcarate, F., & Carballeda, M. (2010). The SATURN Approach to SysML-based HW/SW Codesign. Proceedings of the IEEE Computer Society Annual Symposium on VLSI. https://doi.org/10.1007/978-94-007-1488-5_9
LibreCat | DOI
 

2010 | Conference Paper | LibreCat-ID: 37039
Becker, M., Di Guglielmo, G., Fummi, F., Müller, W., Pravadelli, G., & Xie, T. (2010). RTOS-Aware Refinement for TLM2.0-based HW/SW Design. Proceedings of DATE’10. Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), Dresden. https://doi.org/10.1109/DATE.2010.5456965
LibreCat | DOI
 

2007 | Conference Paper | LibreCat-ID: 11883 | OA
Peschke, S., & Haeb-Umbach, R. (2007). Velocity Estimation of Mobile Terminals by Exploiting GSM Downlink Signalling. In 4th Workshop on Positioning Navigation and Communication (WPNC 2007) (pp. 217–222). https://doi.org/10.1109/WPNC.2007.353637
LibreCat | DOI | Download (ext.)
 

2001 | Conference Paper | LibreCat-ID: 39411
Flake, S., Geiger, C., Müller, W., & Ruf, J. (2001). Customer-Oriented Systems Design through Virtual Prototyps. Proceedings of IEEE KMN 2001. Proceedings Tenth IEEE International Workshop on Enabling Technologies: Infrastructure for Collaborative Enterprises. https://doi.org/10.1109/ENABL.2001.953425
LibreCat | DOI
 

1999 | Conference Paper | LibreCat-ID: 39487
Geiger, C., Lehrenfeld, G., & Müller, W. (1999). Visual Specification, Modeling, and Illustrations of Complex Systems. Proceedings of HICSS-32. Proceedings of the 32nd Annual Hawaii International Conference on Systems Sciences 1999, Maui, Hawaii. https://doi.org/10.1109/HICSS.1999.772621
LibreCat | DOI
 

1995 | Book Chapter | LibreCat-ID: 34448
Börger, E., Glässer, U., & Müller, W. (1995). A Formal Definition of an Abstract VHDL’93 Simulator by EA-Machines. In C. Delgado Kloos & P. T. Breuer (Eds.), Semantics of VHDL (pp. 107–139). Kluwer Academic Publishers. https://doi.org/10.1007/978-1-4615-2237-9_5
LibreCat | DOI
 

Filters and Search Terms

keyword="Bologna-process"

Search

Filter Publications

Display / Sort

Citation Style: APA

Export / Embed