Bastian Koppelmann

kbastian@mail.uni-paderborn.de
ID
25260

22 Publications

Mark all

[22]
2023 | Conference Paper | LibreCat-ID: 45776
W. Ecker et al., “Scale4Edge – Scaling RISC-V for Edge Applications,” presented at the RISC-V Summit Europe 2023, Barcelona, Spain, June 2023., Barcelona, Spain, 2023.
LibreCat | Files available
 
[21]
2021 | Conference Paper | LibreCat-ID: 32125
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “Register and Instruction Coverage Analysis for Different RISC-V ISA Modules,” 2021.
LibreCat | Files available
 
[20]
2021 | Conference Paper | LibreCat-ID: 32132
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “QEMU zur Simulation von Worst-Case-Ausführungszeiten,” 2021.
LibreCat
 
[19]
2021 | Conference Paper | LibreCat-ID: 23992
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “Register and Instruction Coverage Analysis for Different RISC-V ISA Modules,” 2021.
LibreCat
 
[18]
2020 | Conference Paper | LibreCat-ID: 24027
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “A Scalable Platform for QEMU Based Fault Effect Analysis for RISC-V Hardware Architectures,” 2020.
LibreCat | Files available
 
[17]
2020 | Conference Paper | LibreCat-ID: 24023
M. Bahmanian, S. Fard, B. Koppelmann, and C. Scheytt, “Wide-Band Frequency Synthesizer with Ultra-Low Phase Noise Using an Optical Clock Source,” 2020, doi: 10.1109/IMS30576.2020.9224118.
LibreCat | Files available | DOI
 
[16]
2019 | Conference Paper | LibreCat-ID: 24058
B. Koppelmann, P. Adelt, W. Müller, and C. Scheytt, “RISC-V Extensions for Bit Manipulation Instructions,” 2019, doi: 10.1109/PATMOS.2019.8862170.
LibreCat | Files available | DOI
 
[15]
2019 | Conference Paper | LibreCat-ID: 24060
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “Analyse sicherheitskritischer Software für RISC-V Prozessoren,” 2019.
LibreCat | Files available
 
[14]
2019 | Conference Paper | LibreCat-ID: 24061
P. Adelt, B. Koppelmann, W. Müller, C. Scheytt, and B. Driessen, “QEMU for Dynamic Memory Analysis of Security Sensitive Software,” in 2nd International Workshop on Embedded Software for Industrial IoT in conjunction with DATE 2019, 2019, pp. 32–34.
LibreCat | Files available
 
[13]
2019 | Journal Article | LibreCat-ID: 24063
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “QEMU Support for RISC-V: Current State and Future Releases,” 2nd International Workshop on RISC-V Research Activities, vol. (Presentation), 2019.
LibreCat | Files available
 
[12]
2018 | Journal Article | LibreCat-ID: 24194
P. Adelt, B. Koppelmann, and W. Müller, “Current and Future RISC-V Activities for Virtual Prototyping and Chip Design,” International Workshop on RISC-V Research Activities, vol. Presentation, 2018.
LibreCat | Files available
 
[11]
2017 | Conference Paper | LibreCat-ID: 24220
P. Adelt, B. Koppelmann, W. Müller, D. Mueller-Gritschneder, B. Kleinjohann, and C. Scheytt, “Automatisierte Fehlerinjektion zur Entwicklung sicherer Mikrocontrolleranwendungen auf der Basis virtueller Plattformen,” 2017, doi: 10.17619/UNIPB/1-93.
LibreCat | Files available | DOI
 
[10]
2017 | Conference Paper | LibreCat-ID: 24224
P. Adelt, B. Koppelmann, W. Müller, B. Kleinjohann, and C. Scheytt, “ANALISA - A Tool for Static Instruction Set Analysis,” 2017.
LibreCat | Files available
 
[9]
2017 | Conference Paper | LibreCat-ID: 24225
P. Adelt, B. Koppelmann, W. Müller, B. Kleinjohann, and C. Scheytt, “An Automatic Injection Framework for Safety Assessements of Embedded Software Binaries,” in 2nd Workshop on Resiliency in Embedded Electronic Systems (REES) , 2017, p. 44.
LibreCat | Files available
 
[8]
2017 | Conference Paper | LibreCat-ID: 25068
P. Adelt, B. Koppelmann, W. Müller, B. Kleinjohann, and J. C. Scheytt, “ANALISA - A Tool for Static Instruction Set Analysis,” in Design Automation and Testing in Europe (DATE), Lausanne, CH, Mrz. 2017, 2017.
LibreCat
 
[7]
2017 | Conference Paper | LibreCat-ID: 25069
P. Adelt, B. Koppelmann, W. Müller, B. Kleinjohann, and J. C. Scheytt, “ANALISA - A Tool for Static Instruction Set Analysis,” in Design Automation and Testing in Europe (DATE), Lausanne, CH, Mrz. 2017, 2017.
LibreCat
 
[6]
2016 | Conference Paper | LibreCat-ID: 24264
P. Adelt, B. Koppelmann, W. Müller, M. Becker, B. Kleinjohann, and C. Scheytt, “Fast Dynamic Fault Injection for Virtual Microcontroller Platforms,” 2016, doi: 10.1109/VLSI-SoC.2016.7753545.
LibreCat | Files available | DOI
 
[5]
2014 | Conference Paper | LibreCat-ID: 25161
B. Koppelmann, M. Becker, and W. Müller, “Portierung der TriCore-Architektur auf QEMU,” 2014.
LibreCat
 
[4]
2014 | Journal Article | LibreCat-ID: 24302
B. Koppelmann, B. Messidat, M. Becker, C. Kuznik, W. Müller, and C. Scheytt, “Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU,” Design and Verification Conference (DVCON EUROPE), 2014.
LibreCat | Files available
 
[3]
2014 | Conference Paper | LibreCat-ID: 34585
B. Koppelmann, B. Messidat, M. Becker, W. Müller, and J. C. Scheytt, “Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU,” 2014.
LibreCat
 
[2]
2014 | Conference Paper | LibreCat-ID: 34583
B. Koppelmann, B. Messidat, C. Kuznik, W. Müller, M. Becker, and J. C. Scheytt, “Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU,” 2014.
LibreCat
 
[1]
2014 | Journal Article | LibreCat-ID: 25117
B. Koppelmann, B. Messidat, M. Becker, C. Kuznik, W. Müller, and J. C. Scheytt, “Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU,” Design and Verification Conference (DVCON EUROPE), 2014.
LibreCat
 
Marked Publication(s)

Search

Filter Publications

Display / Sort

Citation Style: IEEE

Export / Embed

22 Publications

Mark all

[22]
2023 | Conference Paper | LibreCat-ID: 45776
W. Ecker et al., “Scale4Edge – Scaling RISC-V for Edge Applications,” presented at the RISC-V Summit Europe 2023, Barcelona, Spain, June 2023., Barcelona, Spain, 2023.
LibreCat | Files available
 
[21]
2021 | Conference Paper | LibreCat-ID: 32125
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “Register and Instruction Coverage Analysis for Different RISC-V ISA Modules,” 2021.
LibreCat | Files available
 
[20]
2021 | Conference Paper | LibreCat-ID: 32132
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “QEMU zur Simulation von Worst-Case-Ausführungszeiten,” 2021.
LibreCat
 
[19]
2021 | Conference Paper | LibreCat-ID: 23992
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “Register and Instruction Coverage Analysis for Different RISC-V ISA Modules,” 2021.
LibreCat
 
[18]
2020 | Conference Paper | LibreCat-ID: 24027
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “A Scalable Platform for QEMU Based Fault Effect Analysis for RISC-V Hardware Architectures,” 2020.
LibreCat | Files available
 
[17]
2020 | Conference Paper | LibreCat-ID: 24023
M. Bahmanian, S. Fard, B. Koppelmann, and C. Scheytt, “Wide-Band Frequency Synthesizer with Ultra-Low Phase Noise Using an Optical Clock Source,” 2020, doi: 10.1109/IMS30576.2020.9224118.
LibreCat | Files available | DOI
 
[16]
2019 | Conference Paper | LibreCat-ID: 24058
B. Koppelmann, P. Adelt, W. Müller, and C. Scheytt, “RISC-V Extensions for Bit Manipulation Instructions,” 2019, doi: 10.1109/PATMOS.2019.8862170.
LibreCat | Files available | DOI
 
[15]
2019 | Conference Paper | LibreCat-ID: 24060
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “Analyse sicherheitskritischer Software für RISC-V Prozessoren,” 2019.
LibreCat | Files available
 
[14]
2019 | Conference Paper | LibreCat-ID: 24061
P. Adelt, B. Koppelmann, W. Müller, C. Scheytt, and B. Driessen, “QEMU for Dynamic Memory Analysis of Security Sensitive Software,” in 2nd International Workshop on Embedded Software for Industrial IoT in conjunction with DATE 2019, 2019, pp. 32–34.
LibreCat | Files available
 
[13]
2019 | Journal Article | LibreCat-ID: 24063
P. Adelt, B. Koppelmann, W. Müller, and C. Scheytt, “QEMU Support for RISC-V: Current State and Future Releases,” 2nd International Workshop on RISC-V Research Activities, vol. (Presentation), 2019.
LibreCat | Files available
 
[12]
2018 | Journal Article | LibreCat-ID: 24194
P. Adelt, B. Koppelmann, and W. Müller, “Current and Future RISC-V Activities for Virtual Prototyping and Chip Design,” International Workshop on RISC-V Research Activities, vol. Presentation, 2018.
LibreCat | Files available
 
[11]
2017 | Conference Paper | LibreCat-ID: 24220
P. Adelt, B. Koppelmann, W. Müller, D. Mueller-Gritschneder, B. Kleinjohann, and C. Scheytt, “Automatisierte Fehlerinjektion zur Entwicklung sicherer Mikrocontrolleranwendungen auf der Basis virtueller Plattformen,” 2017, doi: 10.17619/UNIPB/1-93.
LibreCat | Files available | DOI
 
[10]
2017 | Conference Paper | LibreCat-ID: 24224
P. Adelt, B. Koppelmann, W. Müller, B. Kleinjohann, and C. Scheytt, “ANALISA - A Tool for Static Instruction Set Analysis,” 2017.
LibreCat | Files available
 
[9]
2017 | Conference Paper | LibreCat-ID: 24225
P. Adelt, B. Koppelmann, W. Müller, B. Kleinjohann, and C. Scheytt, “An Automatic Injection Framework for Safety Assessements of Embedded Software Binaries,” in 2nd Workshop on Resiliency in Embedded Electronic Systems (REES) , 2017, p. 44.
LibreCat | Files available
 
[8]
2017 | Conference Paper | LibreCat-ID: 25068
P. Adelt, B. Koppelmann, W. Müller, B. Kleinjohann, and J. C. Scheytt, “ANALISA - A Tool for Static Instruction Set Analysis,” in Design Automation and Testing in Europe (DATE), Lausanne, CH, Mrz. 2017, 2017.
LibreCat
 
[7]
2017 | Conference Paper | LibreCat-ID: 25069
P. Adelt, B. Koppelmann, W. Müller, B. Kleinjohann, and J. C. Scheytt, “ANALISA - A Tool for Static Instruction Set Analysis,” in Design Automation and Testing in Europe (DATE), Lausanne, CH, Mrz. 2017, 2017.
LibreCat
 
[6]
2016 | Conference Paper | LibreCat-ID: 24264
P. Adelt, B. Koppelmann, W. Müller, M. Becker, B. Kleinjohann, and C. Scheytt, “Fast Dynamic Fault Injection for Virtual Microcontroller Platforms,” 2016, doi: 10.1109/VLSI-SoC.2016.7753545.
LibreCat | Files available | DOI
 
[5]
2014 | Conference Paper | LibreCat-ID: 25161
B. Koppelmann, M. Becker, and W. Müller, “Portierung der TriCore-Architektur auf QEMU,” 2014.
LibreCat
 
[4]
2014 | Journal Article | LibreCat-ID: 24302
B. Koppelmann, B. Messidat, M. Becker, C. Kuznik, W. Müller, and C. Scheytt, “Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU,” Design and Verification Conference (DVCON EUROPE), 2014.
LibreCat | Files available
 
[3]
2014 | Conference Paper | LibreCat-ID: 34585
B. Koppelmann, B. Messidat, M. Becker, W. Müller, and J. C. Scheytt, “Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU,” 2014.
LibreCat
 
[2]
2014 | Conference Paper | LibreCat-ID: 34583
B. Koppelmann, B. Messidat, C. Kuznik, W. Müller, M. Becker, and J. C. Scheytt, “Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU,” 2014.
LibreCat
 
[1]
2014 | Journal Article | LibreCat-ID: 25117
B. Koppelmann, B. Messidat, M. Becker, C. Kuznik, W. Müller, and J. C. Scheytt, “Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU,” Design and Verification Conference (DVCON EUROPE), 2014.
LibreCat
 
Marked Publication(s)

Search

Filter Publications

Display / Sort

Citation Style: IEEE

Export / Embed